## BTS5012SDA

Smart High-Side Power Switch PROFET ${ }^{\text {т }}$
One Channel

Automotive Power

## Table of Contents

1 Overview ..... 3
2 Block Diagram and Terms ..... 5
2.1 Block Diagram ..... 5
2.2 Terms ..... 5
3 Pin Configuration ..... 6
3.1 Pin Assignment BTS5012SDA ..... 6
3.2 Pin Definitions and Functions ..... 6
4 General Product Characteristics ..... 7
4.1 Absolute Maximum Ratings ..... 7
4.2 Thermal Resistance ..... 8
5 Power Stages ..... 9
5.1 Input Circuit ..... 9
5.2 Output On-State Resistance ..... 10
5.3 Output Inductive Clamp ..... 11
5.3.1 Maximum Load Inductance ..... 11
5.4 Electrical Characteristics ..... 13
6 Protection Functions ..... 15
6.1 Overload Protection ..... 15
6.2 Short circuit impedance ..... 16
6.3 Reverse Polarity Protection - Reversave ${ }^{\mathrm{TM}}$ ..... 17
6.4 Overvoltage Protection ..... 18
6.5 Loss of Ground Protection ..... 18
6.6 Loss of Vbb Protection ..... 18
6.7 Electrical Characteristics ..... 19
7 Diagnosis ..... 21
7.1 Electrical Characteristics ..... 23
8 Package Outlines ..... 24
9 Revision History ..... 25

## Smart High-Side Power Switch <br> PROFET ${ }^{\text {TM }}$ <br> One Channel

BTS5012SDA

RoHS

## 1

Overview

## Features

- Part of scalable product family
- Load current sense
- Reversave ${ }^{\text {TM }}$
- Very low standby current
- Current controlled input pin
- Improved electromagnetic compatibility (EMC)
- Fast demagnetization of inductive loads
- Stable behavior at under-voltage


PG-TO252-5-11

- Green Product (RoHS compliant)
- AEC Qualified

| Operating voltage | $V_{\mathrm{bb}(\mathrm{on})}$ | $5.5 . .20 \mathrm{~V}$ |
| :--- | :--- | :--- |
| Minimum overvoltage protection | $V_{\mathrm{ON}(\mathrm{CL})}$ | 39 V |
| Maximum on-state resistance at $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ | $R_{\mathrm{DS}(\mathrm{ON})}$ | $24 \mathrm{~m} \Omega$ |
| Nominal load current | $I_{\mathrm{L}(\mathrm{nom})}$ | 6.5 A |
| Minimum current limitation | $I_{\mathrm{L} 4(\mathrm{SC})}$ | 65 A |
| Maximum stand-by current for whole device with load at $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | $I_{\mathrm{bb}(\mathrm{OFF})}$ | $6 \mu \mathrm{~A}$ |

The BTS5012SDA is a one channel high-side power switch in PG-TO252-5-11 package providing embedded protective functions.
The power transistor is built by a N-channel vertical power MOSFET with charge pump. The design is based on Smart SIPMOS chip on chip technology.
The BTS5012SDA has a current controlled input and offers a diagnostic feedback with load current sense and a defined fault signal in case of overload operation, overtemperature shutdown and/or short circuit shutdown.

| Type | Package | Marking |
| :--- | :--- | :--- |
| BTS5012SDA | PG-TO252-5-11 | 5012 SDA |

## Protective Functions

- Reversave ${ }^{\text {TM }}$, channel switches on in case of reverse polarity
- Reverse battery protection without external components
- Short circuit protection with latch
- Overload protection
- Multi-step current limitation
- Thermal shutdown with restart
- Overvoltage protection (including load dump)
- Loss of ground protection
- Loss of $\mathrm{V}_{\mathrm{bb}}$ protection (with external diode for charged inductive loads)
- Electrostatic discharge protection (ESD)


## Diagnostic Functions

- Proportional load current sense (with defined fault signal in case of overload operation, overtemperature shutdown and/or short circuit shutdown)
- Open load detection in ON-state by load current sense


## Applications

- $\mu \mathrm{C}$ compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- All types of resistive, inductive and capacitive loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits


## 2 Block Diagram and Terms

### 2.1 Block Diagram



Figure 1 Block Diagram

### 2.2 Terms

Following figure shows all terms used in this data sheet.


Figure 2 Terms

## 3 Pin Configuration

### 3.1 Pin Assignment BTS5012SDA



Figure 3 Pin Configuration

### 3.2 Pin Definitions and Functions

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | OUT | Output; output to the load; pin 1 and 5 must be externally shorted. ${ }^{1)}$ |
| 2 | IN | Input; activates the power switch if shorted to ground. |
| 3 | $\mathrm{~V}_{\mathrm{bb}}$ | Supply Voltage; positive power supply voltage; tab and pin 3 are internally shorted. |
| 4 | IS | Sense Output; Diagnostic feedback; provides at normal operation a sense current <br> proportional to the load current; in case of overload, overtemperature and/or short <br> circuit a defined current is provided (see Table 1 "Truth Table" on Page 21). |
| 5 | OUT | Output; output to the load; pin 1 and 5 must be externally shorted. ${ }^{1)}$ |
| TAB | $\mathrm{V}_{\mathrm{bb}}$ | Supply Voltage; positive power supply voltage; tab and pin 3 are internally shorted. |

1) Not shorting all outputs will considerably increase the on-state resistance, reduce the peak current capability, the clamping capability and decrease the current sense accuracy.

## 4 General Product Characteristics

### 4.1 Absolute Maximum Ratings

Absolute Maximum Ratings ${ }^{1)}$
$T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Max. |  |  |

## Supply Voltages

| 4.1 .1 | Supply voltage | $V_{\mathrm{bb}}$ | -16 | 38 | V | - |
| :--- | :--- | :--- | :---: | :---: | :--- | :--- |
| 4.1 .2 | Supply voltage for short circuit protection <br> (single pulse) $^{2)}$ | $V_{\mathrm{bb}(\mathrm{SC})}$ | 0 | 20 | V | - |
| 4.1 .3 | Supply Voltage for Load Dump <br> protection $^{3)}$ | $V_{\mathrm{bb}(\mathrm{LD})}$ | - | 45 | V | $R_{\mathrm{L}}=2 \Omega$, <br> $R_{\mathrm{L}}=1.5 \Omega$, |

## Logic Pins

| 4.1 .4 | Voltage at input pin | $V_{\mathrm{bIN}}$ | -16 | 63 | V | - |
| :--- | :--- | :--- | :---: | :---: | :--- | :--- |
| 4.1 .5 | Current through input pin | $I_{\mathrm{IN}}$ | -140 | 15 | mA | - |
| 4.1 .6 | Voltage at current sense pin | $V_{\mathrm{bS}}$ | -16 | 63 | V | - |
| 4.1 .7 | Current through sense pin | $I_{\mathrm{IS}}$ | -140 | 15 | mA | - |
| 4.1 .8 | Input voltage slew rate ${ }^{4)}$ | $\mathrm{d} V_{\mathrm{bIN}} / \mathrm{d} t$ | -20 | 20 | $\mathrm{~V} / \mu \mathrm{s}$ | - |

Power Stages

| 4.1 .9 | Load current $^{5)}$ | $I_{\mathrm{L}}$ | - | $I_{\mathrm{Lx}(\mathrm{SC})}$ | A | - |
| :--- | :--- | :--- | :--- | :---: | :--- | :--- |
| 4.1 .10 | Maximum energy dissipation per <br> channel (single pulse) | $E_{\mathrm{AS}}$ | - | 0.2 | J | $V_{\mathrm{bb}}=12 \mathrm{~V}$, <br> $I_{\mathrm{L}(0)}=20 \mathrm{~A}$, <br> $T_{\mathrm{j}(0)}=150^{\circ} \mathrm{C}$ |

## Temperatures

| 4.1 .11 | Junction temperature | $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4.1 .12 | Storage temperature | $T_{\text {stg }}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ | - |

## ESD Susceptibility

| 4.1 .13 | ESD susceptibility HBM | $V_{\text {ESD }}$ |  |  | kV | according to <br>  $\operatorname{Pin} 2$ (IN) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Pin 4 (IS) |  | -2 | 2 |  | EIA/JESD 22-A |
|  | Pin1/5 (OUT) |  | -2 | 2 |  | 114 B |

1) Not subject to production test, specified by design.
2) Short circuit is defined as a combination of remaining resistances and inductances. See Figure 13.
3) Load Dump is specified in ISO 7637, $R_{l}$ is the internal resistance of the Load Dump pulse generator.
4) Slew rate limitation can be achieved by means of using a series resistor for the small signal driver or in series in the input path. A series resistor $R_{\mathrm{IN}}$ in the input path is also required for reverse operation at $V_{\mathrm{bb}} \leq-16 \mathrm{~V}$. See also Figure 14.
5) Current limitation is a protection feature. Operation in current limitation is considered as "outside" normal operating range. Protection features are not designed for continuous repetitive operation.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## General Product Characteristics

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

### 4.2 Thermal Resistance

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 4.2.1 | Junction to Case ${ }^{1)}$ | $R_{\text {thjc }}$ | - | - | 1.3 | K/W | - |
| 4.2.2 | ```Junction to Ambient 1) free air device on PCB 2) device on PCB')``` | $R_{\text {thja }}$ | - | $\begin{aligned} & 80 \\ & 45 \\ & 22 \end{aligned}$ | - | K/W | - |

1) Not subject to production test, specified by design.
2) Device mounted on PCB ( $50 \mathrm{~mm} \times 50 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ epoxy, FR4) with $6 \mathrm{~cm}^{2}$ copper heatsinking area (one layer, $70 \mu \mathrm{~m}$ thick) for $V_{\mathrm{bb}}$ connection. PCB is vertical without blown air.
3) Specified $R_{\text {thJA }}$ value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2 s 2 p board; The Product (Chip+Package) was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}$ board with 2 inner copper layers ( $2 \times 70 \mu \mathrm{~m} \mathrm{Cu}, 2 \times 35 \mu \mathrm{~m} \mathrm{Cu}$ ). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

## 5 Power Stages

The power stage is built by a N -channel vertical power MOSFET (DMOS) with charge pump.

### 5.1 Input Circuit

Figure 4 shows the input circuit of the BTS5012SDA. The current source to $V_{b b}$ ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.


Figure 4 Input Circuit
A high signal at the required external small signal transistor pulls the input pin to ground. A logic supply current $I_{\text {IN }}$ is flowing and the power DMOS switches on with a dedicated slope, which is optimized in terms of EMC emission.


SwitchOn.emf
Figure 5 Switching a Load (resistive)

### 5.2 Output On-State Resistance

The on-state resistance $R_{\mathrm{DS}(\mathrm{ON})}$ depends on the supply voltage as well as the junction temperature $T_{\mathrm{j}}$. Figure 6 shows these dependencies for the typical on-state resistance. The voltage drop in reverse polarity mode is described in Section 6.3.


Figure 6 Typical On-State Resistance


Figure 7 Typical Output Voltage Drop Limitation

### 5.3 Output Inductive Clamp

When switching off inductive loads, the output voltage $V_{\text {OUT }}$ drops below ground potential due to the involved inductance ( $\left.-\mathrm{d} i_{\mathrm{L}} / \mathrm{d} t=-v_{\mathrm{L}} / \mathrm{L} ;-V_{\text {OUT }} \cong-V_{\mathrm{L}}\right)$.


OutputClamp.emf
Figure 8 Output Clamp
To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps the voltage drop across the device at a certain level ( $\left.V_{\mathrm{ON}(\mathrm{CL})}\right)$. See Figure 8 and Figure 9 for details. The maximum allowed load inductance is limited.


Figure 9 Switching an Inductance

### 5.3.1 Maximum Load Inductance

While de-energizing inductive loads, energy has to be dissipated in the BTS5012SDA. This energy can be calculated via the following equation:

$$
E=V_{\mathrm{ON}(\mathrm{CL})} \cdot\left[\frac{V_{\mathrm{bb}}-\left|V_{\mathrm{ON}(\mathrm{CL})}\right|}{R_{\mathrm{L}}} \cdot \ln \left(1+\frac{R_{\mathrm{L}} \cdot I_{\mathrm{L}}}{\left|V_{\mathrm{ON}(\mathrm{CL})}\right|-V_{\mathrm{bb}}}\right)+I_{\mathrm{L}}\right] \cdot \frac{L}{R_{\mathrm{L}}}
$$

In the event of de-energizing very low ohmic inductances $\left(R_{\mathrm{L}} \approx 0\right)$ the following, simplified equation can be used:

$$
E=\frac{1}{2} L I_{\mathrm{L}}^{2} \cdot \frac{\left|V_{\mathrm{ON}(\mathrm{CL})}\right|}{\left|V_{\mathrm{ON}(\mathrm{CL})}\right|-V_{\mathrm{bb}}}
$$

The energy, which is converted into heat, is limited by the thermal design of the component. For given starting currents the maximum allowed inductance is therefore limited. See Figure 10 for the maximum allowed inductance at $V_{\mathrm{bb}}=12 \mathrm{~V}$.

$$
\begin{aligned}
\mathrm{V}_{\mathrm{bb}} & =12 \mathrm{~V} \\
\mathrm{~T}_{\mathrm{j}(\mathrm{o})} & \leq 150^{\circ} \mathrm{C}
\end{aligned}
$$



Figure 10 Maximum load inductance for single pulse, $\boldsymbol{T}_{\mathrm{j}(0)} \leq 150^{\circ} \mathrm{C}$.

Smart High-Side Power Switch BTS5012SDA

Power Stages

### 5.4 Electrical Characteristics

$V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=-40 \ldots 150^{\circ} \mathrm{C}$ (unless otherwise specified) Typical values are given at $V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |

## General

| 5.4 .1 | Operating voltage ${ }^{1)}$ | $V_{\text {bb(on) }}$ | 5.5 | - | 20 | V | $V_{\text {IN }}=0 \mathrm{~V}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- | :--- |
| 5.4 .2 | Undervoltage shutdown ${ }^{2)}$ | $V_{\mathrm{blN}(u)}$ | - | 2.5 | 3.5 | V | $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |
| 5.4 .3 | Undervoltage restart of charge <br> pump | $V_{\mathrm{bb}(\text { (ucp })}$ | - | 4 | 5.5 | V | - |
| 5.4 .4 | Operating current | $I_{\text {IN }}$ | - | 1.4 | 2.2 | mA | - |
| 5.4 .5 | Stand-by current | $I_{\text {bb(OFF) }}$ | - | 3 | 6 | $\mu \mathrm{~A}$ | $I_{\text {IN }}=0 \mathrm{~A}$ |
|  | $T_{\mathrm{j}}=-40^{\circ} \mathrm{C}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | - | 3 | 6 |  |  |
|  | $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ |  |  |  |  |  |  |

## Input characteristics

| 5.4 .6 | Input current for <br> turn-on | $I_{\text {IN(on) }}$ | - | 1.4 | 2.2 | mA | $V_{\mathrm{bIN}} \geq V_{\mathrm{bb}(\text { (ucp) })}-V_{\mathrm{IN}}$ |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :--- |
| 5.4 .7 | Input current for <br> turn-off | $I_{\text {IN(off) }}$ | - | - | 30 | $\mu \mathrm{~A}$ | - |

## Output characteristics

| 5.4.8 | On-state resistance $\begin{aligned} & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=150^{\circ} \mathrm{C} \\ & V_{\mathrm{bb}}=5.5 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & V_{\mathrm{bb}}=5.5 \mathrm{~V}, T_{\mathrm{j}}=150^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $R_{\text {DS(ON) }}$ |  | $\begin{aligned} & 12 \\ & 21 \\ & 15 \\ & 27 \\ & \hline \end{aligned}$ | 24 <br> 32 | $\mathrm{m} \Omega$ | $V_{\mathrm{IN}}=0 \mathrm{~V}, I_{\mathrm{L}}=7.5 \mathrm{~A},$ <br> (Tab to pin 1 and 5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5.4.9 | Output voltage drop limitation at small load currents | $V_{\text {ON(NL) }}$ | - | 30 | 65 | mV | - |
| 5.4.10 | Nominal load current $\left(\right.$ Tab to pin1 \& 5) ${ }^{3)}{ }^{4)}$ | $I_{\text {L(nom) }}$ | 6.5 | 8 | - | A | $\begin{aligned} & T_{\mathrm{a}}=85^{\circ} \mathrm{C}, \\ & V_{\text {ON }} \leq 0.5 \mathrm{~V}, \\ & T_{\mathrm{j}} \leq 150^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| 5.4.11 | Output clamp | $V_{\text {ON(CL) }}$ | 39 | 42 | - | V | $\begin{aligned} & I_{\mathrm{L}}=40 \mathrm{~mA}, \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| 5.4.12 | Inverse current output voltage drop ${ }^{2)}{ }^{5)}$ <br> (Tab to pin 1 and 5) $\begin{aligned} & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=150^{\circ} \mathrm{C} \end{aligned}$ | $-V_{\text {ON(inv) }}$ | - | $\begin{aligned} & 800 \\ & 600 \end{aligned}$ |  | mV | $\begin{aligned} & I_{\mathrm{L}}=-7.5 \mathrm{~A}, \\ & R_{\mathrm{IS}}=1 \mathrm{k} \Omega \end{aligned}$ |

## Timings

| 5.4 .13 | Turn-on time to <br>  <br> $90 \% V_{\text {OUT }}$ | $t_{\mathrm{ON}}$ | - | 250 | 500 | $\mu \mathrm{~s}$ | $R_{\mathrm{L}}=2.2 \Omega$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- | :--- |
| 5.4 .14 | Turn-off time to <br> $10 \% V_{\text {OUT }}$ | $t_{\text {OFF }}$ | - | 250 | 500 | $\mu \mathrm{~s}$ | $R_{\mathrm{L}}=2.2 \Omega$ |
| 5.4 .15 | Turn-on delay after inverse <br> operation ${ }^{2)}$ | $t_{\mathrm{d} \text { (inv) }}$ | - | 1 | - | ms | $V_{\mathrm{bD}}>V_{\text {OUT }}$, <br> $V_{\text {IN(inv) }}$ <br> $V_{\text {IN(fwd) }}=0 \mathrm{~V}$ |

$V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=-40 \ldots 150^{\circ} \mathrm{C}$ (unless otherwise specified) Typical values are given at $V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.4.16 | Slew rate On $25 \%$ to $50 \% V_{\text {OUT }}$ | $(\mathrm{d} V / \mathrm{d} t)_{\mathrm{ON}}$ | - | 0.3 | 0.6 | $\mathrm{V} / \mathrm{\mu s}$ | $R_{\mathrm{L}}=2.2 \Omega$, |
| 5.4.17 | Slew rate Off $50 \%$ to $25 \% V_{\text {OUT }}$ | $-(\mathrm{d} V / \mathrm{d} t)_{\text {OFF }}$ | - | 0.3 | 0.6 | V/ $/ \mathrm{s}$ | $R_{\mathrm{L}}=2.2 \Omega$, |

1) Please mind the limitations of the embedded protection functions. See Chapter 4.1 and Chapter 6 for details.
2) Not subject to production test, specified by design
3) Device mounted on PCB ( $50 \mathrm{~mm} \times 50 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ epoxy, FR4) with $6 \mathrm{~cm}^{2}$ copper heatsinking area (one layer, $70 \mu \mathrm{~m}$ thick) for $V_{\mathrm{bb}}$ connection. PCB is vertical without blown air.
4) Not subject to production test, parameters are calculated from $R_{\mathrm{DS}(\mathrm{ON})}$ and $R_{\mathrm{th}}$
5) During inverse operation ( $I_{\mathrm{L}}<0 \mathrm{~A}, V_{\mathrm{bIN}}>0 \mathrm{~V}$ ), a current through the intrinsic body diode causing a voltage drop of $V_{\mathrm{ON}(\text { inv })}$ results in a delayed switch on with a time delay $t_{\mathrm{d}(\text { inv })}$ after the transition from inverse to forward operation. A sense current $I_{\text {IS(faut) }}$ can be provided by the pin IS until standard forward operation is reached.

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.

## 6 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

### 6.1 Overload Protection

The load current $I_{\mathrm{L}}$ is limited by the device itself in case of overload or short circuit to ground. There are multiple steps of current limitation $I_{\mathrm{Lx}(\mathrm{SC})}$ which are selected automatically depending on the voltage drop $V_{\mathrm{ON}}$ across the power DMOS. Please note that the voltage at the OUT pin is $V_{\mathrm{bb}}-V_{\mathrm{ON}}$. Figure 11 shows the dependency for a typical device.


Figure 11 Typical Current Limitation
Depending on the severity of the short condition as well as on the battery voltage the resulting voltage drop across the device varies.
Whenever the resulting voltage drop $V_{\mathrm{ON}}$ exceeds the short circuit detection threshold $V_{\mathrm{ON}(\mathrm{SC})}$, the device will switch off immediately and latch until being reset via the input. The $V_{\mathrm{ON}(\mathrm{SC})}$ detection functionality is activated, when $V_{\mathrm{bIN}}>10 \mathrm{~V}$ typ. and the blanking time $t_{\mathrm{d}(\mathrm{SC} 1)}$ expired after switch on.
In the event that either the short circuit detection via $V_{\mathrm{ON}(\mathrm{SC})}$ is not activated or that the on chip temperature sensor senses overtemperature before the blanking time $t_{\mathrm{d}(\mathrm{SC} 1)}$ expired, the device switches off resulting from overtemperature detection. After cooling down with thermal hysteresis, the device switches on again. The device will react as during normal switch on triggered by the input signal. Please refer to Figure 12 and Figure 19 for details.


Figure 12 Overload Behavior

### 6.2 Short circuit impedance

The capability to handle single short circuit events depends on the battery voltage as well as on the primary and secondary short impedance. Figure 13 outlines allowable combinations for a single short circuit event of maximum, secondary inductance for given secondary resistance.


Figure 13 Short circuit

### 6.3 Reverse Polarity Protection - Reversave ${ }^{\text {TM }}$

The device can not block a current flow in reverse polarity condition. In order to minimize power dissipation, the device offers Reversave ${ }^{\text {TM }}$ functionality. In reverse polarity condition the channel will be switched on provided a sufficient gate to source voltage is generated $V_{G S} \approx V_{\mathrm{Rbb}}$. Please refer to Figure 14 for details.


## Figure 14 Reverse battery protection

Additional power is dissipated by the integrated $R_{\mathrm{bb}}$ resistor. Use following formula for estimation of overall power dissipation $P_{\text {diss(rev) }}$ in reverse polarity mode.

$$
P_{\mathrm{diss}(\mathrm{rev})} \approx R_{\mathrm{ON}(\mathrm{rev})} \cdot I_{\mathrm{L}}^{2}+R_{\mathrm{bb}} \cdot I_{\mathrm{Rbb}}^{2}
$$

For reverse battery voltages up to $V_{\mathrm{bb}}<16 \mathrm{~V}$ the pin IN or the pin IS should be low ohmic connected to signal ground. This can be achieved e.g. by using a small signal diode D in parallel to the input switch or by using a small signal MOSFET driver. For reverse battery voltages higher then $V_{\mathrm{bb}}=16 \mathrm{~V}$ an additional resistor $R_{\mathrm{IN}}$ is recommended. The overall current through $R_{\mathrm{bb}}$ should not be above 80 mA .

$$
\frac{1}{R_{\mathrm{IN}}}+\frac{1}{R_{\mathrm{IS}}}=\frac{0.08 A}{\left|V_{\mathrm{bb}}\right|-12 V}
$$

Note: No protection mechanism is active during reverse polarity. The IC logic is not functional.

### 6.4 Overvoltage Protection

Beside the output clamp for the power stage as described in Section 5.3 there is a clamp mechanism implemented for all logic pins. See Figure 15 for details.


OverVoltage.emf
Figure 15 Overvoltage Protection

### 6.5 Loss of Ground Protection

In case of complete loss of the device ground connections the BTS5012SDA securely changes to or remains in off state.

### 6.6 Loss of $V_{b b}$ Protection

In case of complete loss of $V_{b b}$ the BTS5012SDA remains in off state.
In case of loss of $\mathrm{V}_{\mathrm{bb}}$ connection with charged inductive loads a current path with load current capability has to be provided, to demagnetize the charged inductances. It is recommended to use a diode, a Z-diode, or a varistor ( $V_{\mathrm{ZL}}+V_{\mathrm{D}}<30 \mathrm{~V}$ or $V_{\mathrm{Zb}}+V_{\mathrm{D}}<16 \mathrm{~V}$ if $R_{\mathrm{IN}}=0$ ). For higher clamp voltages currents through IN and IS have to be limited to -120 mA . Please refer to Figure 16 for details.


Figure 16 Loss of $V_{b b}$

Smart High-Side Power Switch BTS5012SDA

### 6.7 Electrical Characteristics

$V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=-40 \ldots 150^{\circ} \mathrm{C}$ (unless otherwise specified) Typical values are given at $V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |

## Overload Protection

| 6.7.1 | Load current limitation ${ }^{1 \text { 1 }}{ }^{2)}$ $\begin{aligned} & T_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+150^{\circ} \mathrm{C} \end{aligned}$ | $I_{\text {L4(SC) }}$ | $65$ | $\begin{gathered} 110 \\ 105 \\ 90 \end{gathered}$ | $140$ | A | $V_{\mathrm{ON}}=4 \mathrm{~V},$ <br> (Tab to pin 1 and 5) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6.7 .2 | Load current limitation ${ }^{1 \text { 1) }}{ }^{\text {2) }}$ $\begin{aligned} & T_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+150^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $I_{\text {L6(SC) }}$ | $50$ | $\begin{aligned} & 95 \\ & 90 \\ & 75 \\ & \hline \end{aligned}$ | $130$ | A | $V_{\mathrm{ON}}=6 \mathrm{~V},$ <br> (Tab to pin 1 and 5) |
| 6.7 .3 | Load current limitation ${ }^{2)}$ $\begin{aligned} & T_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+150^{\circ} \mathrm{C} \end{aligned}$ | $I_{\text {L12(SC) }}$ | $40$ | $\begin{aligned} & 90 \\ & 80 \\ & 70 \end{aligned}$ | $120$ | A | $\begin{aligned} & V_{\mathrm{ON}}=12 \mathrm{~V}, \\ & t_{\mathrm{m}}=170 \mu \mathrm{~s}, \end{aligned}$ <br> (Tab to pin 1 and 5) |
| 6.7.4 | Load current limitation ${ }^{1)}{ }^{2)}$ $\begin{aligned} & T_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+150^{\circ} \mathrm{C} \end{aligned}$ | $I_{\text {L18(SC) }}$ | $27$ | $\begin{aligned} & 50 \\ & 45 \\ & 40 \\ & \hline \end{aligned}$ | $70$ | A | $V_{\mathrm{ON}}=18 \mathrm{~V},$ <br> (Tab to pin 1 and 5) |
| 6.7 .5 | Load current limitation ${ }^{1 \text { 1 }}{ }^{2)}$ $\begin{aligned} & T_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+150^{\circ} \mathrm{C} \end{aligned}$ | $I_{\text {L24(SC) }}$ | $16$ | $\begin{aligned} & 30 \\ & 30 \\ & 25 \end{aligned}$ | $50$ | A | $V_{\mathrm{ON}}=24 \mathrm{~V},$ <br> (Tab to pin 1 and 5) |
| 6.7 .6 | Load current limitation ${ }^{1 \text { 1) }}{ }^{2)}$ $\begin{aligned} & T_{\mathrm{j}}=-40^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+25^{\circ} \mathrm{C} \\ & T_{\mathrm{j}}=+150^{\circ} \mathrm{C} \end{aligned}$ | $I_{\text {L30(SC) }}$ |  | $\begin{aligned} & 20 \\ & 20 \\ & 20 \end{aligned}$ |  | A | $V_{\mathrm{ON}}=30 \mathrm{~V},$ <br> (Tab to pin 1 and 5) |
| 6.7 .7 | Short circuit shutdown detection voltage ${ }^{1)}$ | $V_{\mathrm{ON}(\mathrm{SC})}$ | 2.5 | 3.5 | 4.5 | V | $\begin{aligned} & V_{\text {bIN }}>10 \mathrm{~V} \text { typ. }, \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| 6.7 .8 | Short circuit shutdown delay after input current pos. slope ${ }^{3)}$ | $t_{\text {d(SC1) }}$ | 200 | 650 | 1200 | $\mu \mathrm{S}$ | $V_{\mathrm{ON}}>V_{\mathrm{ON}(\mathrm{SC})}$ |
| 6.7 .9 | Thermal shut down temperature | $T_{\mathrm{j}(\mathrm{SC})}$ | 150 | $165$ | - | ${ }^{\circ} \mathrm{C}$ | - |
| 6.7.10 | Thermal hysteresis ${ }^{1)}$ | $\Delta T_{\mathrm{j}}$ | - | 10 | - | K | - |

## Reverse Polarity

| 6.7 .11 | On-State resistance in case of | $R_{\mathrm{ON}(\mathrm{rev})}$ |  |  |  | $\mathrm{m} \Omega$ | IN <br>  <br>  <br> reverse polarity |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- | :--- |
|  | $V_{\mathrm{bb}}=-8 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C} \mathrm{C}^{1)}$ |  |  |  |  | $I_{\mathrm{L}}=-7.5 \mathrm{~A}$, |  |
| $R_{\mathrm{S}}=1 \mathrm{k} \Omega$, |  |  |  |  |  |  |  |
|  | $V_{\mathrm{bb}}=-8 \mathrm{~V}, T_{\mathrm{j}}=150^{\circ} \mathrm{C}{ }^{1)}$ |  | - | 14 | - |  | $(\mathrm{pin} 1$ and 5 to TAB$)$ |
|  | $V_{\mathrm{bb}}=-12 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |  | - | 24 | 33 |  |  |
|  | $V_{\mathrm{bb}}=-12 \mathrm{~V}, T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ |  | - | 13.5 | - |  |  |
| 6.7 .12 | Integrated resistor in $\mathrm{V}_{\mathrm{bb}}$ line | $R_{\mathrm{bb}}$ | - | 100 | 150 | $\Omega$ | $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ |

Smart High-Side Power Switch
BTS5012SDA

Protection Functions
$V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=-40 \ldots 150^{\circ} \mathrm{C}$ (unless otherwise specified) Typical values are given at $V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Pos. | Parameter | Symbol | Limit Values |  | Unit | Conditions |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Typ. | Max. |  |  |

Overvoltage

| 6.7 .13 | Overvoltage protection | $V_{\mathrm{Z}}$ |  |  |  | V | $I_{\mathrm{bb}}=15 \mathrm{~mA}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Input pin | $V_{\mathrm{Z}, \mathrm{N}}$ | 63 | - | - | V |  |
|  | Sense pin | $V_{\mathrm{Z}, \mathrm{IS}}$ | 63 | - | - | V |  |

1) Not subject to production test, specified by design
2) Short circuit current limit for max. duration of $t_{\mathrm{d}(\mathrm{SC} 1)}$, prior to shutdown, see also Figure 12.
3) min. value valid only if input "off-signal" time exceeds $30 \mu \mathrm{~s}$

## 7 Diagnosis

For diagnosis purpose, the BTS5012SDA provides an IntelliSense signal at the pin IS.
The pin IS provides during normal operation a sense current, which is proportional to the load current as long as $V_{\mathrm{bIS}}>5 \mathrm{~V}$. The ratio of the output current is defined as $k_{\mathrm{ILIS}}=I_{\mathrm{L}} / I_{\mathrm{IS}}$. During switch-on no current is provided, until the forward voltage drops below $V_{\mathrm{ON}}<1 \mathrm{~V}$ typ. The output sense current is limited to $I_{\mathrm{IS}(\mathrm{lim})}$.
The pin IS provides in case of any fault conditions a defined fault current $I_{\mathrm{IS}(\text { fault })}$ as long as $V_{\mathrm{bIS}}>8 \mathrm{~V}$. Fault conditions are overcurrent ( $V_{\mathrm{ON}}>1 \mathrm{~V}$ typ.), current limit or overtemperature switch off.
The pin IS provides no current during open load in ON and de-energisation of inductive loads.


Figure 17 Block Diagram: Diagnosis

Table 1 Truth Table

| Parameter | Input Current Level | Output Level | Current Sense $I_{\text {IS }}$ |
| :---: | :---: | :---: | :---: |
| Normal operation | $\begin{aligned} & L^{1)} \\ & H^{11} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\approx 0\left(I_{\mathrm{IS}(\mathrm{LL})}\right)$ <br> nominal |
| Overload | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \approx 0\left(I_{\mathrm{IS}(\mathrm{LLL})}\right) \\ & I_{\mathrm{IS}(\text { faut })} \end{aligned}$ |
| Short circuit to GND | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \approx 0\left(I_{\mathrm{IS}(\mathrm{LL})}\right) \\ & I_{\mathrm{IS}(\text { faut })} \end{aligned}$ |
| Overtemperature | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \approx 0\left(I_{\mathrm{IS}(\mathrm{LL})}\right) \\ & I_{\mathrm{IS}(\text { fault })} \end{aligned}$ |
| Short circuit to $V_{\text {bb }}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \approx 0\left(I_{\mathrm{IS(LLL}}\right) \\ & \left.<\text { nominal }^{2}\right) \end{aligned}$ |
| Open load | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & Z^{1)} \\ & H \end{aligned}$ | $\begin{aligned} & \approx 0\left(I_{\mathrm{IS}(\mathrm{LL})}\right) \\ & \approx 0\left(I_{\mathrm{IS}(\mathrm{LH})}\right) \end{aligned}$ |

1) $\mathrm{H}=$ "High" Level, $\mathrm{L}=$ "Low" Level, $\mathrm{Z}=$ high impedance, potential depends on external circuit
2) Low ohmic short to $V_{\mathrm{bb}}$ may reduce the output current $I_{\mathrm{L}}$ and therefore also the sense current $I_{\mathrm{IS}}$.

The accuracy of the provided current sense ratio ( $k_{\mathrm{ILIS}}=I_{\mathrm{L}} / I_{\mathrm{IS}}$ ) depends on the load current. Please refer to Figure 18 for details. A typical resistor $R_{\mathrm{IS}}$ of $1 \mathrm{k} \Omega$ is recommended.


Figure 18 Current sense ratio $k_{\text {LIIS }}{ }^{1)}$
Details about timings between the diagnosis signal $I_{\mathrm{IS}}$, the forward voltage drop $V_{\mathrm{ON}}$ and the load current $I_{\mathrm{L}}$ in ONstate can be found in Figure 19.
Note: During operation at low load current and at activated forward voltage drop limitation the "two level control" of $V_{\mathrm{ON(NL)}}$ can cause a sense current ripple synchronous to the "two level control" of $V_{\mathrm{ON(NL)}}$. The ripple frequency increases at reduced load currents.


Figure 19 Timing of Diagnosis Signal in ON-state

[^0]
### 7.1 Electrical Characteristics

$V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=-40 \ldots 150^{\circ} \mathrm{C}$ (unless otherwise specified) Typical values are given at $V_{\mathrm{bb}}=12 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Load Current Sense |  |  |  |  |  |  |  |
| 7.1.1 | Current sense ratio, static oncondition | $k_{\text {ILIS }}$ | - | 10 | - | k | $\begin{aligned} & V_{\text {IN }}=0 \mathrm{~V}, \\ & I_{\text {IS }}<I_{\text {IS (im })} \end{aligned}$ |
|  | $I_{\text {L }}=30 \mathrm{~A}$ |  | 8.4 | 10 | 11.3 |  |  |
|  | $I_{L}=7.5 \mathrm{~A}$ |  | 8.0 | 10 | 12 |  |  |
|  | $I_{\mathrm{L}}=2.5 \mathrm{~A}$ |  | 7.2 | 10 | 14 |  |  |
|  | $I_{\mathrm{L}}=0.5 \mathrm{~A}$ |  | 4.8 | 12 | 21.5 |  |  |
|  | $I_{\text {IN }}=0$ (e.g. during de energizing of inductive loads) ${ }^{1)}$ |  | disabled |  |  | - | - |
| 7.1.2 | Sense saturation current ${ }^{1)}$ | $I_{\text {IS(iim) }}$ | 4.0 | 6 | 7.5 | mA | $V_{\text {ON }}<1 \mathrm{~V}$, typ. |
| 7.1.3 | Sense current under fault conditions | $I_{\text {IS(faut) }}$ | 4.0 | 5.2 | 7.5 | mA | $V_{\text {ON }}>1 \mathrm{~V}$, typ. |
| 7.1.4 | Current sense leakage current | $I_{\text {IS(L) }}$ | - | 0.1 | 0.5 | $\mu \mathrm{A}$ | $I_{\text {IN }}=0$ |
| 7.1.5 | Current sense offset current | $I_{\text {IS(LH) }}$ | - | 0.1 | 1 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0, I_{\mathrm{L}} \leq 0$ |
| 7.1.6 | Current sense settling time to $90 \%$ $I_{\text {IS_stat. }}{ }^{1)}$ | $t_{\text {son(IS) }}$ | - | 350 | 700 | $\mu \mathrm{s}$ | $\left.I_{\mathrm{L}}=0\right\lrcorner 20 \mathrm{~A}$ |
| 7.1.7 | Current sense settling time to $90 \%$ $I_{\text {IS_stat. }}{ }^{1)}$ | $t_{\text {slc(IS) }}$ | - | 50 | 100 | $\mu \mathrm{s}$ | $I_{\mathrm{L}}=10 \_20 \mathrm{~A}$ |
| 7.1.8 | Fault-Sense signal delay after input current positive slope | $t_{\text {delay (faut) }}$ | 200 | 650 | 1200 | $\mu \mathrm{s}$ | $V_{\text {ON }}>1 \mathrm{~V}$, typ. |

1) Not subject to production test, specified by design

## 8 Package Outlines



FOOTPRINT


1) Includes mold flashes on each side. all metal sufaces tin plated,
except area of cut.

Figure 20 PG-TO252-5-11

## Green Product

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb -free finish on leads and suitable for Pb -free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/packages.

## 9 Revision History

| Version | Date | Changes |
| :--- | :--- | :--- |
| Datasheet <br> Rev. 1.1 | $2008-11-04$ | Page 13: Parameter IIN(off) updated from maximum 10 $\mu \mathrm{A}$ to maximum 30 $\mu \mathrm{A}$. |
| Datasheet <br> Rev. 1.0 | $2008-01-22$ | Initial version of datasheet |

## Edition 2008-11-04

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2008 Infineon Technologies AG

## All Rights Reserved.

## Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

## Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

## Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Infineon manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR U6513A MIC2012YM-TR MP5095GJ-P TPS2021IDRQ1 TPS2104DBVR TPS22958NDGKR MIC2098-1YMT-TR MIC94062YMT TR MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G FPF1504UCX TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR MIC25051YM MIC94085YFT-TR MIC94042YFL-TR MIC2005-1.2YM6-TR SIP32510DT-T1-GE3 NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR MIC2008YML-TR MIC94084YFT-TR MIC2040-1YMM DIO1280WL12 AP22814ASN-7


[^0]:    1) The curves show the behavior based on characterization data. The marked points are specified in this Datasheet in Section 7.1 (Position 7.1.1).
