

Military Temp, 18-Mbit (512K × 36) Flow-Through SRAM (With ECC)

Features

- Supports 133 MHz bus operations
- 512K × 36 common I/O
- 3.3 V core power supply (V_{DD})
- 2.5 V or 3.3 V I/O supply (V_{DDQ})
- Fast clock-to-output time
 □ 6.5 ns (133 MHz version)
- Provides high-performance 2-1-1-1 access rate
- User selectable burst counter supporting interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed write
- Asynchronous output enable
- Available in JEDEC-standard lead-free 100-pin TQFP
- ZZ sleep mode option
- On-chip error correction code (ECC) to reduce soft error rate (SER)
- Operates over military temperature range: -55 °C to +125 °C

Functional Description

The CY7C1381KVE33 is a 3.3 V, 512K × 36 synchronous flow-through SRAMs, designed to interface with high-speed microprocessors with minimum glue logic. The maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge-triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining chip enable (\overline{CE}_1), depth-expansion chip enables (\overline{CE}_2 and \overline{CE}_3), burst control inputs (\overline{ADSC} , \overline{ADSP} , and \overline{ADV}), write enables (\overline{BW}_X and \overline{BWE}), and global write (\overline{GW}). Asynchronous inputs include the output enable (\overline{OE}) and the ZZ pin.

The CY7C1381KVE33 allows interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

Addresses and chip enables are registered at the rising edge of the clock when the address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

CY7C1381KVE33 operates from a +3.3 V core power supply while all outputs operate with a +2.5 V or +3.3 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.


Selection Guide

Description		133 MHz	Unit
Maximum access time		6.5	ns
Maximum operating current	× 36	160	mA



Logic Block Diagram – CY7C1381KVE33

(512K × 36)





Contents


Pin Configurations	4
Pin Definitions	
Functional Overview	6
Single Read Accesses	6
Single Write Accesses Initiated by ADSP	6
Single Write Accesses Initiated by ADSC	6
Burst Sequences	6
Sleep Mode	6
Interleaved Burst Address Table	7
Linear Burst Address Table	7
ZZ Mode Electrical Characteristics	7
Truth Table	8
Truth Table for Read/Write	9
Maximum Ratings	10
Operating Range	10
Neutron Soft Error Immunity	
Electrical Characteristics	10
Canacitanco	12

I nermai Resistance	12
AC Test Loads and Waveforms	12
Switching Characteristics	13
Timing Diagrams	14
Ordering Information	18
Ordering Code Definitions	18
Package Diagrams	19
Acronyms	20
Document Conventions	
Units of Measure	20
Document History Page	21
Sales, Solutions, and Legal Information	22
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	22
Cypress Developer Community	
Technical Support	22



Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) Pinout (Three-Chip Enable) CY7C1381KVE33 (512K × 36)





Pin Definitions

Name	I/O	Description
A ₀ , A ₁ , A	Input Synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if \overline{ADSP} or \overline{ADSC} is active LOW, and \overline{CE}_1 , \overline{CE}_2 , and \overline{CE}_3 are sampled active. $\overline{A}_{[1:0]}$ feed the 2-bit counter.
$\overline{\text{BW}}_{\text{A}}, \overline{\text{BW}}_{\text{B}}, \\ \overline{\text{BW}}_{\text{C}}, \overline{\text{BW}}_{\text{D}}$	Input Synchronous	Byte write select inputs, active LOW . Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input Synchronous	Global write enable input, active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $\overline{\text{BW}}_{[A:D]}$ and $\overline{\text{BWE}}$).
CLK	Input Clock	Clock input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when \overline{ADV} is asserted LOW, during a burst operation.
CE ₁	Input Synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select or deselect the device. \overline{ADSP} is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded.
CE ₂	Input Synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device. CE_2 is sampled only when a new external address is loaded.
CE ₃	Input Synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and CE_2 to select or deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input Asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. \overline{OE} is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input Synchronous	Advance input signal. Sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input Synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When \overline{ADSP} and \overline{ADSC} are both asserted, only \overline{ADSP} is recognized. \overline{ASDP} is ignored when \overline{CE}_1 is deasserted HIGH.
ADSC	Input Synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A _[1:0] are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE	Input Synchronous	Byte write enable input, active LOW . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Input Asynchronous	ZZ sleep input . This active HIGH input places the device in a non time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.
DQs	I/O Synchronous	Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$. When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQ_s and DQP_X are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\text{OE}}$.
DQP _X	I/O Synchronous	Bidirectional data parity I/O lines. Functionally, these signals are identical to DQ_s . During write sequences, DQP_X is controlled by \overline{BW}_X correspondingly.
MODE	Input Static	Selects burst order . When tied to GND, selects linear burst sequence. When tied to V_{DD} or left floating, selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull-up.

Document Number: 002-12853 Rev. *A



Pin Definitions (continued)

Name	I/O	Description
V_{DD}	Power Supply	Power supply inputs to the core of the device.
V_{DDQ}	I/O Power Supply	Power supply for the I/O circuitry.
V_{SS}	Ground	Ground for the core of the device.
V _{SSQ}	I/O Ground	Ground for the I/O circuitry.
NC	_	No connects . Not internally connected to the die. 36M, 72M, 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.
V _{SS} /DNU	Ground/DNU	This pin can be connected to ground or can be left floating.

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t_{CDV}) is 6.5 ns (133 MHz device).

CY7C1381KVE33 supports secondary cache in systems using a linear or interleaved burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with the processo<u>r address</u> strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BW}_E) and byte write select (\overline{BW}_X) inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous chip selects $(\overline{CE}_1, CE_2, \overline{CE}_3)$ and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

A single read access is initiated when the <u>following</u> conditions are satisfied at <u>clock rise: (1) CE₁, CE₂, and CE₃ are all asserted active, and (2) ADSP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter and/or control logic, and later presented to the memory core. If the OE input is asserted LOW, the requested data is available at the data outputs with a maximum to t_{CDV} after clock rise. ADSP is ignored if CE₁ is HIGH.</u>

Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{CE_1}$, $\overline{CE_2}$, and $\overline{CE_3}$ are all asserted active, and (2) \overline{ADSP} is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (\overline{GW} , $\overline{BW_E}$, and $\overline{BW_X}$) are ignored during this first clock cycle. If the write inputs are asserted active (see Truth Table for Read/Write on page 9 for appropriate states that indicate a write)

on the next clock rise, the appropriate data is latched and written into the device. Byte writes are allowed. All I/O are tristated during a byte write. Because this is a common I/O device, the asynchronous \overline{OE} input signal must be deasserted and the I/O must be tristated before the presentation of data to DQs. As a precaution, the data lines are tristated when a write cycle is detected, regardless of the state of \overline{OE} .

Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise: (1) CE₁, CE₂, and CE₃ are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted HIGH, and (4) the write input signals (GW, BWE, and BW_X) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter, the control logic, or both, and delivered to the memory core The information presented to $\mathsf{DQ}_{[A:D]}$ is written into the specified address location. Byte writes are allowed. All I/O are tristated when a write is detected, even a byte write. Because this is a common I/O device, the asynchronous $\overline{\mathsf{OE}}$ input signal must be deasserted and the I/O must be tristated prior to the presentation of data to DQ_s . As a precaution, the data lines are tristated when a write cycle is detected, regardless of the state of $\overline{\mathsf{OE}}$.

Burst Sequences

CY7C1381KVE33 provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by $A_{[1:0]}$ and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected before entering the sleep mode. CE1, CE2, CE3, ADSP, and ADSC must remain inactive for the duration of $t_{\rm ZZREC}$ after the ZZ input returns LOW.



Interleaved Burst Address Table

(MODE = Floating or V_{DD})

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0		
00	01	10	11		
01	10	11	00		
10	11	00	01		
11	00	01	10		

ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I _{DDZZ}	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	90	mA
t _{ZZS}	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t _{CYC}	ns
t _{ZZREC}	ZZ recovery time	ZZ ≤ 0.2 V	2t _{CYC}	_	ns
t_{ZZI}	ZZ active to sleep current	This parameter is sampled	_	2t _{CYC}	ns
t _{RZZI}	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns



Truth Table

The truth table for CY7C1381KVE33 follows. [1, 2, 3, 4, 5]

Cycle Description	Address Used	CE ₁	CE ₂	CE ₃	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	Х	Х	Н	L	Н	L	Х	Х	Χ	L–H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Χ	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Χ	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write Cycle, Suspend Burst	Current	Η	Х	Χ	L	Х	Н	Н	L	X	L–H	D

Notes

X = Don't Care, H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWy. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.

^{5.} $\overline{\text{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when $\overline{\text{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when $\overline{\text{OE}}$ is active (LOW).



Truth Table for Read/Write

The truth table for CY7C1381KVE33 read/write follows. $^{[6,\ 7]}$

Function (CY7C1381KVE33)	GW	BWE	BW _D	BW _C	BW _B	BW _A
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ _A , DQP _A)	Н	L	Н	Н	Н	L
Write Byte B (DQ _B , DQP _B)	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ _A , DQ _B , DQP _A , DQP _B)	Н	L	Н	Н	L	L
Write Byte C (DQ _C , DQP _C)	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ _C , DQ _{A,} DQP _C , DQP _A)	Н	L	Н	L	Н	L
Write Bytes C, B (DQ _C , DQ _B , DQP _C , DQP _B)	Н	L	Н	L	L	Н
Write Bytes C, B, A (DQ _C , DQ _B , DQ _{A,} DQP _C , DQP _B , DQP _A)	Н	L	Н	L	L	L
Write Byte D (DQ _D , DQP _D)	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ _D , DQ _{A,} DQP _D , DQP _A)	Н	L	L	Н	Н	L
Write Bytes D, B (DQ _D , DQ _{A,} DQP _D , DQP _A)	Н	L	L	Н	L	Н
Write Bytes D, B, A (DQ _D , DQ _B , DQ _{A,} DQP _D , DQP _B , DQP _A)	Н	L	L	Н	L	L
Write Bytes D, B (DQ _D , DQ _B , DQP _D , DQP _B)	Н	L	L	L	Н	Н
Write Bytes D, B, A (DQ_D , DQ_C , DQ_{A_i} , DQP_D , DQP_C , DQP_A)	Н	L	L	L	Н	L

 ^{6.} X=Don't Care, H = Logic HIGH, L = Logic LOW.
 7. The table only has a partial listing of the byte write combinations. Any combination of BW_X is valid. Appropriate write is done based on which byte write is active.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. For user guidelines, not tested.

Storage Temperature-65 °C to +150 °C Case Temperature with Supply Voltage on V_{DD} Relative to GND–0.3 V to +4.6 V Supply Voltage on V_{DDQ} Relative to GND -0.3 V to $+V_{DD}$ DC Voltage Applied to Outputs in Tristate-0.5 V to V_{DDQ} + 0.5 V DC Input Voltage–0.5 V to V_{DD} + 0.5 V Current into Outputs (LOW)20 mA Static Discharge Voltage (per MIL-STD-883, Method 3015)> 2001 V

Latch-up Current> 200 mA

Operating Range

Range	Case Temperature V _{DD}		V _{DDQ}		
Military	–55 °C to +125 °C	3.3 V – 5% / + 10%	2.5 V – 5% to V _{DD}		

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical Single-Bit Upsets	25 °C	0	0.01	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

 $^{^{\}star}$ No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2,$ 95 percent confidence limit calculation. For more details refer to Application Note, AN54908 – Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates.

Electrical Characteristics

Over the Operating Range

Parameter [8, 9]	Description	Test Conditions	Min	Max	Unit
V_{DD}	Power Supply Voltage		3.135	3.6	V
V_{DDQ}	I/O Supply Voltage	for 3.3 V I/O	3.135	V_{DD}	V
		for 2.5 V I/O	2.375	2.625	V
V _{OH}	Output HIGH Voltage	for 3.3 V I/O, I _{OH} = –4.0 mA	2.4	_	V
		for 2.5 V I/O, I _{OH} = –1.0 mA	2.0	_	V
V _{OL}	Output LOW Voltage	for 3.3 V I/O, I _{OL} = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I _{OL} = 1.0 mA	-	0.4	V
V _{IH}	Input HIGH Voltage ^[8]	for 3.3 V I/O	2.0	V _{DD} + 0.3	V
		for 2.5 V I/O	1.7	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage ^[8]	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V

^{8.} Overshoot: V_{IH(AC)} < V_{DD} + 1.5 V (pulse width less than t_{CYC}/2), undershoot: V_{IL(AC)} > −2 V (pulse width less than t_{CYC}/2).
9. T_{Power-up}: Assumes a linear ramp from 0 V to V_{DD(min.)} of at least 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.



Electrical Characteristics (continued)

Over the Operating Range

Parameter [8, 9]	Description	Test Conditio	ns		Min	Max	Unit
I _X	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$		- 5	5	μА	
	Input Current of MODE	Input = V _{SS}			-30	-	
		Input = V _{DD}			-	5	
	Input Current of ZZ	Input = V _{SS}			- 5	-	
		Input = V _{DD}	_	30			
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disable	ed		- 5	5	μА
I _{DD}	V _{DD} Operating Supply	V_{DD} = Max., I_{OUT} = 0 mA, f = f_{MAX} = 1/ t_{CYC}			_	160	mA
I _{SB1}	Power-down Current –	$\begin{array}{llllllllllllllllllllllllllllllllllll$		_	100	mA	
I _{SB2}	Automatic CE Power-down Current – CMOS Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$, $V_{IN} \le 0.3 \text{ V}$		_	90	mA	
I _{SB3}	Automatic CE Power-down Current – CMOS Inputs	Max. V_{DD} , Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V,}$ f = f _{MAX} = 1/t _{CYC} 133 MHz × 36		-	100	mA	
I _{SB4}	Automatic CE Power-down Current – TTL Inputs	$\begin{aligned} &\text{Max. V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{ f = 0} \end{aligned}$	133 MHz	× 36	_	90	mA



Capacitance


Parameter	Description	Test Conditions	100-pin TQFP Package	Unit
C _{IN}		T _A = 25 °C, f = 1 MHz,	5	pF
C _{CLK}	Clock input capacitance	V _{DD} = 3.3 V, V _{DDQ} = 2.5 V	5	pF
C _{IO}	Input/output capacitance		5	pF

Thermal Resistance

Parameter	Description	Test Conditions	100-pin TQFP Package	Unit
Θ _{JC}		Test conditions follow standard test methods and procedures for measuring thermal impedance, according to EIA/JESD51.	8.36	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms





Switching Characteristics

Over the Operating Range

Parameter [10, 11]	B	133	133 MHz		
Parameter [10, 11]	Description	Min	Max	Unit	
t _{POWER}	V _{DD} (typical) to the first access ^[12]	1	_	ms	
Clock			•		
t _{CYC}	Clock cycle time	7.5	_	ns	
t _{CH}	Clock HIGH	2.1	_	ns	
t _{CL}	Clock LOW	2.1	_	ns	
Output Times					
t _{CDV}	Data output valid after CLK rise	_	6.5	ns	
t _{DOH}	Data output hold after CLK rise	2.0	_	ns	
t _{CLZ}	Clock to low Z [13, 14, 15]	2.0	_	ns	
t _{CHZ}	Clock to high Z [13, 14, 15]	0	4.0	ns	
t _{OEV}	OE LOW to output valid	_	3.2	ns	
t _{OELZ}	OE LOW to output low Z [13, 14, 15]	0	_	ns	
t _{OEHZ}	OE HIGH to output high Z [13, 14, 15]	_	4.0	ns	
Setup Times			•		
t _{AS}	Address setup before CLK rise	1.5	_	ns	
t _{ADS}	ADSP, ADSC setup before CLK rise	1.5	_	ns	
t _{ADVS}	ADV setup before CLK rise	1.5	_	ns	
t _{WES}	GW, BWE, BW _[A:D] setup before CLK rise	1.5	_	ns	
t _{DS}	Data input setup before CLK rise	1.5	_	ns	
t _{CES}	Chip enable setup	1.5	_	ns	
Hold Times					
t _{AH}	Address hold after CLK rise	0.5	_	ns	
t _{ADH}	ADSP, ADSC hold after CLK rise	0.5	_	ns	
t _{WEH}	GW, BWE, BW _[A:D] hold after CLK rise	0.5	_	ns	
t _{ADVH}	ADV hold after CLK rise	0.5	_	ns	
t _{DH}	Data input hold after CLK rise	0.5	_	ns	
t _{CEH}	Chip enable hold after CLK rise	0.5	-	ns	

Notes

10. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.

11. Test conditions shown in (a) of Figure 2 on page 12 unless otherwise noted.

12. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially, before a read or write operation can be initiated.


^{13.} t_{CHZ}, t_{CLZ}, t_{OELZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 12. Transition is measured ±200 mV from steady-state voltage 14. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst-case user conditions. The device is designed to achieve high-Z before low-Z under the same system condition.

^{15.} This parameter is sampled and not 100 percent tested.



Timing Diagrams

Figure 3. Read Cycle Timing [16]




Note
16. In this diagram, when $\overline{\text{CE}}$ is LOW: $\overline{\text{CE}}_1$ is LOW, $\overline{\text{CE}}_2$ is HIGH, and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH: $\overline{\text{CE}}_1$ is HIGH, $\overline{\text{CE}}_2$ is LOW, or $\overline{\text{CE}}_3$ is HIGH.



Timing Diagrams (continued)

Figure 4. Write Cycle Timing [17, 18]



Notes


17. In this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, \overline{CE}_2 is HIGH, and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH, \overline{CE}_2 is LOW, or \overline{CE}_3 is HIGH.

18. Full-width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW, and \overline{BW}_X LOW.



Timing Diagrams (continued)

Figure 5. Read/Write Cycle Timing $^{[19,\ 20,\ 21]}$




Notes

^{19.} In this diagram, when $\overline{\text{CE}}$ is LOW: $\overline{\text{CE}}_1$ is LOW, CE_2 is HIGH, and $\overline{\text{CE}}_3$ is LOW. When $\overline{\text{CE}}$ is HIGH: $\overline{\text{CE}}_1$ is HIGH, $\overline{\text{CE}}_2$ is LOW, or $\overline{\text{CE}}_3$ is HIGH. 20. The data bus (Q) remains in high-Z following a Write cycle, unless a new read access is initiated by $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$. 21. $\overline{\text{GW}}$ is HIGH.



Timing Diagrams (continued)

Figure 6. ZZ Mode Timing $^{[22,\ 23]}$



Notes

^{22.} Device must be deselected when entering ZZ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device. 23. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Cypress offers other versions of this product type in many different configurations and features. The following table contains only the list of parts that are currently available. For a complete listing of all options, visit the Cypress website at www.cypress.com/products or contact your local sales representative. Cypress maintains a worldwide network of offices, solution centers, manufacturers' representatives and distributors. To find the office closest to you, visit www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1381KVE33-133AXM	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Lead-free	Military


Ordering Code Definitions





Package Diagrams

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



SYMBOL	DIM	ENSIC	NS
STIVIDOL	MIN.	NOM.	MAX.
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	21.80	22.00	22.20
E1	19.90	20.00	20.10
R1	0.08	_	0.20
R2	0.08	_	0.20
θ	0°	_	7°
θ1	0°	_	_
θ2	11°	12°	13°
С	_	_	0.20
b	0.22	0.30	0.38
L	0.45	0.60	0.75
L1	1.00 REF		
L2	0	.25 BS	С
L3	0.20		_
е	0.	.65 TY	P

NOTE:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH.
 MOLD PROTRUSION/END FLASH SHALL
 NOT EXCEED 0.0098 in (0.25 mm) PER SIDE.
 BODY LENGTH DIMENSIONS ARE MAX PLASTIC
 BODY SIZE INCLUDING MOLD MISMATCH.
- 3. JEDEC SPECIFICATION NO. REF: MS-026.

51-85050 *G



Acronyms

Acronym	Description	
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
EIA	Electronic Industries Alliance	
I/O	Input/Output	
JEDEC	Joint Electron Devices Engineering Council	
LMBU	Logical Multi-Bit Upsets	
LSB	Least Significant Bit	
LSBU	Logical Single-Bit Upsets	
MSB	Most Significant Bit	
OE	Output Enable	
SEL	Single Event Latch Up	
SRAM	Static Random Access Memory	
TQFP	Thin Quad Flat Pack	
TTL	Transistor-Transistor Logic	

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
mA	milliampere		
mm	millimeter		
ms	millisecond		
mV	millivolt		
ns	anosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

	Document Title: CY7C1381KVE33, Military Temp, 18-Mbit (512K × 36) Flow-Through SRAM (With ECC) Document Number: 002-12853				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	5414121	PRIT	08/26/2016	New data sheet.	
*A	6065307	CNX	02/09/2018	Updated Package Diagrams: spec 51-85050 – Changed revision from *E to *G. Updated to new template.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch cypress.com/usb

cypress.com/wireless

Products

Touch Sensing

USB Controllers
Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2016-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, functional devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-12853 Rev. *A Revised February 9, 2018 Page 22 of 22

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Infineon manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI CY7C1461KV33-133AXI GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0
IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC
AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI
IS66WVE4M16EALL-70BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1460KV25-200BZI CY7C1373KV33-100AXC
CY7C1381KVE33-133AXI CY7C4121KV13-600FCXC GS882Z18CD-150I IS66WVC2M16ECLL-7010BLI 7140LA35PDG
CY7C1380KV33-250AXC AS6C8016-55BINTR CY7C1370KV33-250AXC CY7C1370KVE33-167AXI 7140LA100PDG AS7C34096B10TIN AS6C8016-55TIN IS62WV25616EALL-55TLI GS8128418B-167IV CY7C1460KV25-200BZXI CY7C1460KV25-167BZXI
CY7C1315KV18-333BZXC CY7C1370KV25-200AXC 71421LA55JI8 CY62158G30-45ZSXI CY62157G30-45ZSXI RMLV3216AGSD5S2#AA0 CY62187G30-55BAXI CY62157G30-45ZXI IS61VVPS102436B-200B3LI IS66WVC2M16EALL-7010BLI
IS66WVE4M16EALL-70BLI-TR