Final datasheet
CoolSiC™ 1700 V SiC Trench MOSFET : Silicon Carbide MOSFET



Halogen-free
Green
Lead-free
RoHS

Features

- V_{DSS} = 1700 V at T_{vj} = 25°C
- I_{DDC} = 7.5 A at T_C = 25°C
- $R_{DS(on)}$ = 650 mΩ at V_{GS} = 12 V, T_{vj} = 25°C
- Optimized for fly-back topologies
- 12 V / 0 V gate-source voltage compatible with most fly-back controllers
- Very low switching losses
- Benchmark gate threshold voltage, $V_{GS(th)}$ = 4.5 V
- Fully controllable dv/dt for EMI optimization
- .XT interconnection technology for best-in-class thermal performance

Potential applications

- General purpose drives (GPD)
- EV-Charging
- Energy Storage Systems (ESS)
- String inverter
- Uninterruptible power supplies

Product validation

- Qualified for industrial applications according to the relevant tests of JEDEC47/20/22

Description

1 – gate
2 – drain
3 – source



Type	**Package**	**Marking**
IMWH170R650M1	PG-TO247-3-STD-NN4.8	170M1650

Table of contents

	Description	1
	Features	1
	Potential applications	1
	Product validation	1
	Table of contents	2
1	Package	3
2	MOSFET	3
3	Characteristics diagrams	6
4	Package outlines	10
5	Testing conditions	11
	Revision history	12
	Disclaimer	13

1 Package

Table 1 Characteristic values

Parameter	Symbol	Note or test condition	Values			Unit
			Min.	Typ.	Max.	
Internal source inductance measured 5 mm (0.197 in.) from case	L_S			13		nH
Storage temperature	T_{stg}		-55		150	°C
Soldering temperature	T_{sold}	wave soldering 1.6 mm (0.063 in.) from case for 10 s			260	°C
Mounting torque	M	M3 screw, Maximum of mounting processes: 3			0.6	Nm
Thermal resistance, junction-ambient	$R_{th(j\text{-}a)}$				62	K/W
MOSFET/body diode thermal resistance, junction-case	$R_{th(j\text{-}c)}$			1.3	1.69	K/W

2 MOSFET

Table 2 Maximum rated values

Parameter	Symbol	Note or test condition		Values	Unit
Drain-source voltage	V_{DSS}	$T_{vj} \geq 25$ °C		1700	V
Continuous DC drain current for $R_{th(j\text{-}c,max)}$, limited by $T_{vj(max)}$	I_{DDC}	$V_{GS} = 12$ V	$T_c = 25$ °C	7.5	A
			$T_c = 100$ °C	5.3	
Peak drain current, t_p limited by $T_{vj(max)}$	I_{DM}	$V_{GS} = 12$ V		19	A
Gate-source voltage, max. transient voltage[1)]	V_{GS}	$t_p \leq 0.5$ µs, $D < 0.01$		-10/20	V
Power dissipation, limited by $T_{vj(max)}$	P_{tot}		$T_c = 25$ °C	88	W
			$T_c = 100$ °C	44	

1) Important note: The selection of positive and negative gate-source voltages impacts the long-term behavior of the device. The design guidelines described in Application Note AN2018-09 must be considered to ensure sound operation of the device over the planned lifetime.

Table 3 Recommended values

Parameter	Symbol	Note or test condition	Values	Unit
Recommended turn-on gate voltage	$V_{GS(on)}$		12...15	V
Recommended turn-off gate voltage	$V_{GS(off)}$		0	V

Table 4 **Characteristic values**

Parameter	Symbol	Note or test condition		Values			Unit
				Min.	Typ.	Max.	
Drain-source on-state resistance	$R_{DS(on)}$	I_D = 1.5 A	T_{vj} = 25 °C, $V_{GS(on)}$ = 12 V		650		mΩ
			T_{vj} = 100 °C, $V_{GS(on)}$ = 12 V		921		
			T_{vj} = 175 °C, $V_{GS(on)}$ = 12 V		1324		
			T_{vj} = 25 °C, $V_{GS(on)}$ = 15 V		526	580	
Gate-source threshold voltage	$V_{GS(th)}$	I_D = 1.7 mA, V_{DS} = V_{GS} (tested after 1 ms pulse at V_{GS} = 20 V)	T_{vj} = 25 °C	3.5	4.5	5.7	V
			T_{vj} = 175 °C		3.6		
Zero gate-voltage drain current	I_{DSS}	V_{DS} = 1700 V, V_{GS} = 0 V	T_{vj} = 25 °C		0.6	11	µA
			T_{vj} = 175 °C		8		
Gate leakage current	I_{GSS}	V_{DS} = 0 V	V_{GS} = 20 V			100	nA
			V_{GS} = -10 V			-100	
Forward transconductance	g_{fs}	I_D = 1.5 A, V_{DS} = 20 V			0.65		S
Internal gate resistance	$R_{G,int}$	f = 1 MHz, V_{AC} = 25 mV			25.4		Ω
Input capacitance	C_{iss}	V_{DD} = 1000 V, V_{GS} = 0 V, f = 100 kHz, V_{AC} = 25 mV			337		pF
Output capacitance	C_{oss}	V_{DD} = 1000 V, V_{GS} = 0 V, f = 100 kHz, V_{AC} = 25 mV			15		pF
Reverse transfer capacitance	C_{rss}	V_{DD} = 1000 V, V_{GS} = 0 V, f = 100 kHz, V_{AC} = 25 mV			1		pF
C_{oss} stored energy	E_{oss}	V_{DD} = 1000 V, V_{GS} = 0 V, f = 100 kHz, V_{AC} = 25 mV			2.5		µJ
Total gate charge	Q_G	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, turn-on pulse			8.1		nC
Plateau gate charge	$Q_{GS(pl)}$	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, turn-on pulse			2.9		nC
Gate-to-drain charge	Q_{GD}	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, turn-on pulse			1.8		nC
Turn-on delay time	$t_{d(on)}$	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, $R_{G,ext}$ = 6.9 Ω, L_σ = 40 nH, diode: body diode at V_{GS} = 0 V	T_{vj} = 25 °C		18		ns
			T_{vj} = 175 °C		15		

(table continues...)

Table 4 **(continued) Characteristic values**

Parameter	Symbol	Note or test condition		Values			Unit
				Min.	Typ.	Max.	
Rise time	t_r	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, $R_{G,ext}$ = 6.9 Ω, L_σ = 40 nH, diode: body diode at V_{GS} = 0 V	T_{vj} = 25 °C		11		ns
			T_{vj} = 175 °C		9		
Turn-off delay time	$t_{d(off)}$	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, $R_{G,ext}$ = 6.9 Ω, L_σ = 40 nH, diode: body diode at V_{GS} = 0 V	T_{vj} = 25 °C		22		ns
			T_{vj} = 175 °C		24		
Fall time	t_f	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, $R_{G,ext}$ = 6.9 Ω, L_σ = 40 nH, diode: body diode at V_{GS} = 0 V	T_{vj} = 25 °C		22		ns
			T_{vj} = 175 °C		22		
Turn-on energy	E_{on}	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, $R_{G,ext}$ = 6.9 Ω, L_σ = 40 nH, diode: body diode at V_{GS} = 0 V	T_{vj} = 25 °C		76		µJ
			T_{vj} = 175 °C		79		
Turn-off energy	E_{off}	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, $R_{G,ext}$ = 6.9 Ω, L_σ = 40 nH, diode: body diode at V_{GS} = 0 V	T_{vj} = 25 °C		19		µJ
			T_{vj} = 175 °C		21		
Total switching energy	E_{tot}	V_{DD} = 1000 V, I_D = 1.5 A, V_{GS} = 0/12 V, $R_{G,ext}$ = 6.9 Ω, L_σ = 40 nH, diode: body diode at V_{GS} = 0 V	T_{vj} = 25 °C		95		µJ
			T_{vj} = 175 °C		100		
Virtual junction temperature	T_{vj}			-55		175	°C

***Note**:* *For optimum lifetime and reliability, Infineon recommends operating conditions that do not exceed 80% of the maximum ratings stated in this datasheet.*

The chip technology was characterized up to 200 kV/µs. The measured dV/dt was limited by measurement test setup and package.

Dynamic test circuit see Fig. F.

3 Characteristics diagrams

Reverse bias safe operating area (RBSOA)

$I_{DS} = f(V_{DS})$

$T_{vj} \leq 175\ °C$, $V_{GS} = 0/12\ V$, $T_c = 25\ °C$



Power dissipation as a function of case temperature limited by bond wire

$P_{tot} = f(T_c)$



Maximum DC drain to source current as a function of case temperature limited by bond wire

$I_{DS} = f(T_c)$



Typical transfer characteristic

$I_{DS} = f(V_{GS})$

$V_{DS} = 20\ V$, $t_p = 20\ µs$



Typical gate-source threshold voltage as a function of junction temperature

$V_{GS(th)} = f(T_{vj})$

$I_D = 1.5$ mA



Typical output characteristic, V_{GS} as parameter

$I_{DS} = f(V_{DS})$

$T_{vj} = 25$ °C, $t_p = 20$ µs



Typical output characteristic, V_{GS} as parameter

$I_{DS} = f(V_{DS})$

$T_{vj} = 175$ °C, $t_p = 20$ µs



Typical on-state resistance as a function of junction temperature

$R_{DS(on)} = f(T_{vj})$

$I_D = 1.5$ A



Typical gate charge

$V_{GS} = f(Q_G)$

$I_D = 1.5$ A, $V_{DS} = 1000$ V



Typical capacitance as a function of drain-source voltage

$C = f(V_{DS})$

f = 100 kHz, $V_{GS} = 0$ V



Typical switching energy as a function of junction temperature, test circuit in Fig. F, 2nd device own body diode: $V_{GS} = 0$ V

$E = f(T_{vj})$

$V_{GS} = 0/12$ V, $I_D = 1.5$ A, $R_{G,ext} = 6.9\ \Omega$, $V_{DD} = 1000$ V



Typical switching energy as a function of drain current, test circuit in Fig. F, 2nd device own body diode: $V_{GS} = 0$ V

$E = f(I_D)$

$V_{GS} = 0/12$ V, $T_{vj} = 175$ °C, $R_{G,ext} = 6.9\ \Omega$, $V_{DD} = 1000$ V



Typical switching energy as a function of gate resistance, test circuit in Fig. F, 2nd device own body diode: V_{GS} = 0 V

$E = f(R_{G,ext})$

V_{GS} = 0/12 V, I_D = 1.5 A, T_{vj} = 175 °C, V_{DD} = 1000 V



Typical switching times as a function of gate resistance, test circuit in Fig. F, 2nd device own body diode: V_{GS} = 0 V

$t = f(R_{G,ext})$

V_{GS} = 0/12 V, I_D = 1.5 A, T_{vj} = 175 °C, V_{DD} = 1000 V



Max. transient thermal impedance (MOSFET/diode)

$Z_{th(j-c),max} = f(t_p)$

$D = t_p/T$



i	1	2	3	4
r_i[K/W]	0.1101242	0.3814986	0.7037228	0.4946544
τ_i[s]	1.07295E-5	1.856329E-4	0.001339211	0.009882285

4 Package outlines

PG-TO247-3-STD-NN4.8



PACKAGE - GROUP NUMBER:	PG-TO247-3-U04	
DIMENSIONS	MILLIMETERS	
	MIN.	MAX.
A	4.90	5.10
A1	2.31	2.51
A2	1.90	2.10
b	1.16	1.26
b1		1.90
b2		2.30
b3	1.55	1.65
b4	1.96	2.06
c	0.59	0.66
D	20.90	21.10
D1	16.25	16.85
D2	1.05	1.35
D3	0.55	0.65
E	15.70	15.90
E1	13.10	13.50
E2	2.14	2.34
e	5.44	
N	3	
L	19.80	20.10
L1	3.95	4.30

Figure 1

5 Testing conditions



Figure A. **Definition of switching times**



Figure C. **Definition of switching losses**



Figure E. **Thermal equivalent circuit**



Figure B. **Definition of body diode switching characteristics**



Figure D. **Definition of QGD**



Figure F. **Dynamic test circuit**
Parasitic inductance Lσ,
Parasitic capacitor Cσ,

Figure 2

Revision history

Document revision	Date of release	Description of changes
1.00	2024-03-25	Final datasheet

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2024-03-25

Published by

Infineon Technologies AG

81726 Munich, Germany

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

Document reference
IFX-ABH490-001