## Industrial PROFET ${ }^{\text {TM }}$

## ITS4130Q-EP-D

$130 \mathrm{~m} \Omega$ Quad Channel Smart High-Side Power Switch

## RoHS

## 1 Overview

## Features

- Quad channel Smart High-Side Power Switch with integrated protection
 and diagnosis
- Maximum $R_{\text {DS(ON) }} 130 \mathrm{~m} \Omega$ per channel at $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$
- Nominal output current capability up to 650 mA
- Low and accurate current limitation: 1.25A ( $\pm 20 \%$ )
- Extended supply voltage range up to 45 V
- All control inputs 24 V capable and support direct interface to optocouplers
- All control inputs 3.3 V and 5 V logic level compatible
- 4 kV electrostatic discharge protection (ESD)
- Optimized electromagnetic compatibility
- Very small, thermally enhanced TSDSO-14 package
- Device robustness validated by extended qualification according to JEDEC standard "JESD47J"
- Green product (RoHS compliant)


## Potential applications

- Digital output modules (PLC applications, factory automation)
- Industrial peripheral switches and power distribution
- Switching resistive, inductive and capacitive loads in harsh industrial environments
- Replacement for electromechanical relays, fuses and discrete circuits
- Most suitable for loads that require a precise current limit


## Product validation

Qualified for industrial applications according to the relevant tests of JEDEC JESD47J.

## Overview

## Description

The ITS4130Q-EP-D is a $130 \mathrm{~m} \Omega$ Quad Channel Smart High-Side Power Switch providing integrated protection functions and a diagnosis feedback. With four channels capable of currents of more than 500 mA each, very low typical $R_{\mathrm{DS}(\mathrm{ON})}$ values of $205 \mathrm{~m} \Omega$ at $T_{\mathrm{j}}=125^{\circ} \mathrm{C}$ and the small PG-TSDSO-14 exposed pad package it combines high flexibility with minimum space requirements. The exposed pad of the thermally enhanced PG-TSDSO-14 package allows a very efficient heat transfer from the device to inner layers of the PCB by means of thermal vias. The power transistors are built by N-channel vertical power MOSFETs (DMOS) with charge pump. The ITS4130Q-EP-D is specifically designed to switch resistive, inductive or capacitive loads in harsh industrial environments. The ITS4130Q-EP-D is equipped with essential protection features that make it extremely robust. Diagnostic information can be read out via the STATUS output (ST). The four channel device can be controlled with four separate input pins. Due to their high voltage capability the input pins can be directly interfaced to optocouplers without additional external components.

## Diagnostic Functions

- Short circuit to ground (overload) indication
- Overtemperature switch off indication
- Stable diagnostic signal during short circuit and overtemperature shutdown
- Intelligent channel fault detection system


## Protection Functions

- Stable behavior during undervoltage
- Overtemperature protection with restart after cooling down phase
- Overload- and short circuit protection
- Reverse polarity / inverse current protection with external components
- Overvoltage protection with external components
- Loss of ground protection

The qualification of this product is based on JEDEC JESD47J and may reference existing qualification results of similar products. Such referring is justified by the structural similarity of the products. The product is not qualified and manufactured according to the requirements of Infineon Technologies with regard to automotive and/or transportation applications. Infineon Technologies administrates a comprehensive quality management system according to the latest version of the ISO9001 and IATF 16949.
The most updated certificates of the ISO9001 and IATF 16949 are available at www.infineon.com/cms/en/product/technology/quality/

| Type | Package | Marking |
| :--- | :--- | :--- |
| ITS4130Q-EP-D | PG-TSDSO-14 | ITS4130Q |

130 m $\Omega$ Quad Channel Smart High-Side Power Switch

Table of Contents
1 Overview ..... 1
Features ..... 1
Potential applications ..... 1
Product validation ..... 1
Description ..... 2
Table of Contents ..... 3
2 Block Diagram ..... 5
3 Pin Configuration ..... 6
3.1 Pin Assignment PG-TSDSO-14 ..... 6
3.2 Pin Definitions and Functions PG-TSDSO-14 ..... 6
3.3 Voltage and Current Definitions ..... 7
4 General Product Characteristics ..... 8
4.1 Absolute Maximum Ratings ..... 8
4.2 Functional Range ..... 10
4.3 Typical Performance Characteristics Operating Current ..... 11
4.4 Thermal Resistance ..... 12
5 Power Stage ..... 14
5.1 Output ON-state Resistance ..... 14
5.2 Turn ON/OFF Characteristics with Resistive Load ..... 14
5.3 Inductive Load ..... 15
5.3.1 Output Clamping ..... 15
5.3.2 Maximum Load Inductance ..... 16
5.4 Inverse Current Capability ..... 16
5.5 Electrical Characteristics: Power Stage ..... 18
5.6 Typical Performance Characteristics Power Stage ..... 20
6 Protection Functions ..... 23
6.1 Loss of Ground Protection ..... 23
6.2 Undervoltage Protection ..... 24
6.2.1 Overvoltage Protection ..... 24
6.3 Reverse Polarity Protection ..... 26
6.4 Overload Protection ..... 27
6.4.1 Current Limitation ..... 27
6.4.2 Temperature Limitation in the Power DMOS ..... 28
6.5 Electrical Characteristics: Protection Functions ..... 28
6.6 Typical Performance Characteristics Protection Functions ..... 29
7 Diagnostic Functions ..... 30
7.1 Electrical Characteristics: Diagnostic Functions ..... 30
7.2 Channel Fault Detection ..... 31
7.3 Typical Performance Characteristics Diagnostic Functions ..... 33
8 Input Pins ..... 34
8.1 Input Circuitry ..... 34
8.2 Input Pin Voltage ..... 34
8.3 Electrical Characteristics: Input Pins ..... 35
8.4 Typical Performance Characteristics Input Pins ..... 36
9 Application Information ..... 37
9.1 Application Diagram ..... 37
9.2 Thermal Considerations ..... 38
10 Package Outlines ..... 40
11 Revision History ..... 41

130 m $\Omega$ Quad Channel Smart High-Side Power Switch

## Block Diagram

## 2 Block Diagram



Figure 1 Block Diagram: ITS4130Q-EP-D

## Pin Configuration

## 3 Pin Configuration

### 3.1 Pin Assignment PG-TSDSO-14



Figure 2 Pin Configuration PG-TSDSO-14

### 3.2 Pin Definitions and Functions PG-TSDSO-14

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | TM | Test Mode Entry; must be connected to device GND (pin 2) via resistor ${ }^{\text {1) }}$ |
| 2 | GND | Ground pin |
| 3 | IN1 | INput channel 1; Input signal for channel 1 activation, Active "High" |
| 4 | IN2 | INput channel 2; Input signal for channel 2 activation, Active "High" |
| 5 | ST | STatus Feedback; Active "Low", connect with external pull-up resistor to <br> "High" |
| 6 | IN3 | INput channel 3; Input signal for channel 3 activation, Active "High" |
| 7 | OUT4 | OUTput 4; Protected high side power output channel 4 |
| 8 | OUT3 | OUTput 3; Protected high side power output channel 3 |
| 10 | OUT2 | OUTput 2; Protected high side power output channel 2 |
| 12 | OUT1 | OUTput 1; Protected high side power output channel 1 |
| 14 | N.C. | Not Connected |
| $9,11,13$ | VS | Voltage Supply |
| Exposed Pad | Pat |  |

1) To ensure proper functionality of the device the TM pin must be connected to device ground. In order to protect the pin furthermore in case of reverse polarity conditions or ground shifts the TM pin needs to be connected with a serial resistor to device ground. The recommended value for this resistor is $2.2 \mathrm{k} \Omega$.

Pin Configuration

### 3.3 Voltage and Current Definitions

Figure 3 shows all terms used in this data sheet, with associated convention for positive values.


Figure 3 Voltage and Current Definitions

## General Product Characteristics

## 4 General Product Characteristics

### 4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings ${ }^{1)}$
$T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, positive current flowing into pin; (unless otherwise specified)

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Supply Voltages |  |  |  |  |  |  |  |
| Supply voltage | $v_{s}$ | -0.3 | - | 45 | V | - | P_4.1.1 |
| Reverse polarity voltage | - $V_{\text {S(REV) }}$ | 0 | - | 28 | V | $\begin{aligned} & \text { 2) } t<2 \mathrm{~min} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & R_{\mathrm{L}} \geq 25 \Omega \\ & Z_{\mathrm{GND}}=150 \Omega \text { Power Resistor } \\ & \hline \end{aligned}$ | P_4.1.3 |
| Supply voltage for short circuit protection | $v_{\text {S(SC) }}$ | 0 | - | 36 | v | - | P_4.1.4 |

## Input Pins

| Voltage at INPUT pins | $V_{\mathbb{I N}}$ | -0.3 | - | 45 | V | $V_{S}>V_{\mathrm{IN}}$ | P_4.1.5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Current through INPUT pins | $\Lambda_{\mathbb{N}}$ | -2 | - | 2 | mA | - | P_4.1.6 |

## STATUS Pin

| Voltage at ST pin | $V_{\text {ST }}$ | -0.3 | - | 45 | V | $V_{S}>V_{\text {ST }}$ | P_4.1.7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Current through ST pin | $I_{\text {ST }}$ | -2 | - | 2 | mA | - | P_4.1.8 |

## Power Stage

| Power dissipation (DC) | $P_{\text {TOT }}$ | - | - | 1.8 | W | 3) $T_{\mathrm{A}}=85^{\circ} \mathrm{C}$ <br> $T_{\mathrm{j}}<150^{\circ} \mathrm{C}$ | P_4.1.10 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Maximum energy dissipation <br> Single pulse (one channel) | $E_{\mathrm{AS}}$ | - | - | 380 | mJ | $\mathcal{L}_{\mathrm{L}}=0.5 \mathrm{~A}$ <br> $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ <br> $\mathrm{V}_{\mathrm{S}}=28 \mathrm{~V}$ | P_4.1.11 |
| Voltage at power transistor | $V_{\mathrm{DS}}$ | - | - | 65 | V | - | P_4.1.12 |

## Currents

| Current through ground pin | $I_{\text {GND }}$ | -20 | - | 20 | mA | - | P_4.1.13 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Temporary reverse current <br> through ground pin to $V_{\mathrm{S}}$ | $I_{\text {GND }}$ | -200 | - | - | mA | $t<2$ min | P_4.1.21 |

## Temperatures

| Junction temperature | $T_{\mathrm{j}}$ | -40 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - | P_4.1.14 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Storage temperature | $T_{\text {STG }}$ | -55 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - | P_4.1.15 |

ESD Susceptibility

| ESD susceptibility (all pins) | $V_{\text {ESD_HBM }}$ | -2 | - | 2 | $k V$ | HBM $^{4)}$ | P_4.1.16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ESD susceptibility OUT Pin vs. <br> GND and $V_{S}$ connected | $V_{\text {ESD_HBM }}$ | -4 | - | 4 | $k V$ | $\mathrm{HBM}^{4)}$ | P_4.1.17 |

## General Product Characteristics

Table 1 Absolute Maximum Ratings ${ }^{\text {1) }}$ (cont'd)
$T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$, positive current flowing into pin; (unless otherwise specified)

| Parameter | Symbol | Values |  | Unit | Note or Test Condition | Number |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  | P_4.1.18 |
| ESD susceptibility | $V_{\text {ESD_CDM }}$ | -500 | - | 500 | V | CDM $^{5)}$ | P_4.1.19 |
| ESD susceptibility pin <br> (corner pins) | $V_{\text {ESD_CDM }}$ | -750 | - | 750 | $V$ | CDM $\left.^{5}\right)$ |  |

1) Not subject to production test; specified by design.
2) Reverse polarity protection can only be achieved in combination with external components: to limit the current through the GND-path a $150 \Omega$ power resistor needs to be placed between GND-pin and ground. An alternative solution is to use a reverse current diode in the GND-path to realize reverse polarity protection. In this case placing a resistor in the range of $\geq 27 \Omega$ in series to the diode is recommended to improve at the same time the overvoltage capability in case of overvoltage pulses on $V_{\mathrm{S}}$.
3) This parameter serves as reference for the thermal budget: it illustrates the power dissipation that can be handled by the device in an application under the given boundary conditions before exceeding the maximum rating of $T_{\mathrm{j}}$ when assuming a $R_{\text {thJA }}$ value for a thermally well dimensioned PCB connection like given in the JEDEC case $\mathbf{P}$ _4.3.3 in Chapter 4.4. As $R_{\text {thJA }}$ depends strongly on the applied PCB and layout of any individual application the actual achievable values of $P_{\text {ТОт }}$ can either be lower or higher depending on the given application.
4) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001(1.5 k $\Omega, 100 \mathrm{pF})$.
5) ESD susceptibility, Charged Device Model "CDM" JEDEC JESD22-C101.

## Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

## General Product Characteristics

### 4.2 Functional Range

Table 2 Functional Range
$T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$; (unless otherwise specified)

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Nominal operating voltage | $V_{\text {S(NOM) }}$ | 8 | 24 | 36 | V | $V_{\text {S }}>V_{\text {IN }}$ | P_4.2.1 |
| Extended operating voltage | $V_{\text {S(EOP) }}$ | 5 | - | 45 | V | $\begin{aligned} & \text { 1) } V_{\mathrm{S}}>V_{\text {IN }} \\ & I_{\mathrm{OUT}}=500 \mathrm{~mA} \\ & V_{\mathrm{DS}}<0.5 \mathrm{~V} \end{aligned}$ | P_4.2.2 |
| Minimum functional supply voltage during power-up | $V_{\text {S(OP)_MIN }}$ | - | 4.3 | 5 | v | $\begin{aligned} & V_{S}>V_{\mathrm{IN}} \\ & I_{\text {OUT }}=0 \mathrm{~A} \text { to } \\ & V_{\text {DS }}<0.5 \mathrm{~V} \end{aligned}$ <br> ( $V_{\text {S }}$ rising; <br> powering up) | P_4.2.3 |
| Undervoltage shutdown | $v_{\text {s(UV) }}$ | 3 | 3.5 | 4.1 | V | $v_{\mathrm{s}}>V_{\text {IN }}$ <br> from $V_{D S}<0.5 \mathrm{~V}$ <br> to $I_{\text {OUT }}=0 \mathrm{~A}$ <br> ( $V_{S}$ dropping <br> from functional <br> range) | P_4.2.4 |
| Undervoltage shutdown hysteresis | $V_{\text {S(U)_HYS }}$ | - | 850 | - | mV | ${ }^{1)}$ - | P_4.2.5 |
| Operating current One channel active | $I_{\text {GND_1 }}$ | - | 2 | 2.8 | mA | $V_{\mathrm{S}}=V_{\text {IN }}=24 \mathrm{~V}$ $\text { Device in } R_{\mathrm{DS}(O N)}$ | P_4.2.6 |
| Operating current <br> All channels active ( $T_{\mathrm{j}} \leq 25^{\circ} \mathrm{C}$ ) | IGND_4 | - | 5.2 | 6.8 | mA | $V_{\mathrm{S}}=V_{\text {IN }}=24 \mathrm{~V}$ <br> Device in $R_{\mathrm{DS}(0 \mathrm{~N})}$ $T_{\mathrm{j}} \leq 25^{\circ} \mathrm{C}$ | P_4.2.9 |
| Operating current <br> All channels active ( $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ ) | /GND_4_150 | - | 4.8 | 6.0 | mA | $V_{\mathrm{S}}=V_{\mathrm{IN}}=24 \mathrm{~V}$ <br> Device in $R_{\mathrm{DS}(0 \mathrm{~N})}$ $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ | P_4.2.7 |
| Junction Temperature | $T_{j}$ | -40 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - | P_4.2.8 |

1) Not subject to production test; specified by design.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

## General Product Characteristics

### 4.3 Typical Performance Characteristics Operating Current

## Typical Performance Characteristics

Operating Current $/{ }_{\text {GND }}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


Operating Current $/{ }_{\text {GND }}$ versus Supply Voltage $V_{S}$


## General Product Characteristics

### 4.4 Thermal Resistance

Table 3 Thermal Resistance ${ }^{1)}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Junction to exposed pad soldering point | $R_{\text {thJc }}$ | - | 1 | - | K/W | - | P_4.3.1 |
| Junction to ambient All channels active | $R_{\text {thJA_2s2pvia }}$ | - | 35 | - | K/W | ${ }^{2)}$ | P_4.3.3 |
| Junction to ambient All channels active | $R_{\text {thJA_1s0p }}$ | - | 121 | - | K/W | ${ }^{3)}$ | P_4.3.4 |
| Junction to ambient All channels active | $R_{\text {thJA_1s0p_300mm }}$ | - | 55 | - | K/W | 4) | P_4.3.5 |
| Junction to ambient All channels active | $R_{\text {thJA_1s0p_600mm }}$ | - | 44 | - | K/W | ${ }^{5}$ - | P_4.3.6 |

1) Not subject to production test; specified by design.
2) Specified $R_{\text {thJA }}$ value is according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 2 s 2 p board; the product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}$ board with 2 inner copper layers ( $2 \times 70 \mu \mathrm{~m} \mathrm{Cu}, 2 \times 35 \mu \mathrm{mCu}$ ). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.
3) Specified $R_{\text {thJA }}$ value is according to JEDEC JESD51-3 at natural convection on FR4 1s0p board, footprint; The product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}$ board with $1 \times 70 \mu \mathrm{~m} \mathrm{Cu}$.
4) Specified $R_{\text {thJA }}$ value is according to JEDEC JESD51-3 at natural convection on FR4 1s0p board, 300 mm ; The product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}$ board with $1 \times 70 \mu \mathrm{~m} \mathrm{Cu}$.
5) Specified $R_{\text {thJA }}$ value is according to JEDEC JESD51-3 at natural convection on FR4 1 s 0 p board, 600 mm ; The product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}$ board with $1 \times 70 \mu \mathrm{~m} \mathrm{Cu}$.


Figure 4 Thermal Impedance (short time scale; one channel active)

General Product Characteristics


Figure 5 Thermal Impedance (long time scale; one channel active)

## Power Stage

## 5 Power Stage

The power stages are built using an N-channel vertical power MOSFET (DMOS) with charge pump.

### 5.1 Output ON-state Resistance

The ON-state resistance $R_{\mathrm{DS}(\mathrm{ON})}$ of the power stage depends on supply voltage as well as on junction temperature $T_{\mathrm{j}}$. Figure 6 shows the influence of temperature on the typical ON -state resistance. The behavior of the power stage in reverse polarity condition is described in Chapter 6.3.


Figure 6 Typical ON-state Resistance

### 5.2 Turn ON/OFF Characteristics with Resistive Load

A "High" signal at the input pin (see Chapter 8) causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.
Figure $\mathbf{7}$ shows the typical timing when switching a resistive load.


Figure $7 \quad$ Switching a Resistive Load Timing

## Power Stage

### 5.3 Inductive Load

### 5.3.1 Output Clamping

When switching OFF inductive loads with high-side switches, the voltage $V_{\text {Out }}$ drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device by avalanche due to high voltage drop over the power stage a voltage clamp mechanism $Z_{\mathrm{DS}(\mathrm{Az})}$ is implemented that limits negative output voltage to a certain level ( $\left.V_{S}-V_{\mathrm{DS}(\mathrm{Az})}\right)$. The clamping mechanism allows in addition a fast demagnetization of inductive loads because during the phase of active clamping the power is dissipated to a great extent rapidly inside the switch. On the other hand the power dissipated inside the switch while switching off inductive loads can cause considerable stress to the device. Therefore the maximum allowed energy at a given current (and by this also the inductance) is limited. In Figure 8 and Figure 9 the basic principle of active clamping as well as simplified waveforms when switching off inductive loads are illustrated.


Figure 8 Output Clamp


Figure 9 Switching an Inductive Load Timing

## Power Stage

### 5.3.2 Maximum Load Inductance

During demagnetization of inductive loads, the following energy must be dissipated by the ITS4130Q-EP-D. This energy can be calculated by help of the following equation:
$E=V_{\mathrm{DS}(\mathrm{AZ})} \times \frac{L}{R_{\mathrm{L}}} \times\left[\frac{V_{\mathrm{S}}-V_{\mathrm{DS}(\mathrm{AZ})}}{R_{\mathrm{L}}} \times \ln \left(1-\frac{R_{\mathrm{L}} \times I_{\mathrm{L}}}{V_{\mathrm{S}}-V_{\mathrm{DS}(\mathrm{AZ})}}\right)+I_{\mathrm{L}}\right]$
Following equation gets simplified under the assumption of $R_{\mathrm{L}}=0 \Omega$ :
$E=\frac{1}{2} \times L \times I^{2} \times\left(1-\frac{V_{\mathrm{S}}}{V_{\mathrm{S}}-V_{\mathrm{DS}(\mathrm{AZ})}}\right)$
The energy, which may be converted into heat, is limited by the thermal design of the component. See Figure $\mathbf{1 0}$ for the maximum allowed energy dissipation as a function of the load current for a singular pulse event on one channel.


Figure 10 Maximum Energy Dissipation Single Pulse for a Single Channel ( $\boldsymbol{T}_{\mathrm{j}}=150^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{s}}=\mathbf{2 8} \mathrm{V}$ )

### 5.4 Inverse Current Capability

In case of inverse current, meaning a voltage $V_{\text {INV }}$ at the OUTput higher than the supply voltage $V_{\mathrm{s}}$, a current Inv will flow from output to $V_{S}$ pin via the body diode of the power transistor (please refer to Figure 11). Channels that are active (ON-state) by the time when the inverse current condition appears will remain active and their output stage will follow the state of the corresponding $\operatorname{IN}$ pin, which means that the channel can be switched off during inverse current condition. Channels that are inactive (OFF-state) by the time when the inverse current condition appears will remain inactive regardless of the state of the corresponding IN pin. If during an inverse current condition the IN-pin of a channel is set from "Low" to "High" in order to activate the channel, the output stage of the channel is kept OFF until the inverse current disappears. For all cases the current $\AA_{\text {INV }}$ should not be higher than $\Lambda_{\text {LINV) }}$. Please note that during inverse current condition the protection functions of concerned channels are not available.

Power Stage


Figure 11 Inverse Current Circuitry


Figure 12 Inverse Current event: channel in OFF-state (channel remains off for duration of inverse current event)

130 m $\Omega$ Quad Channel Smart High-Side Power Switch

## Power Stage



Figure 13 Inverse Current event: channel in ON-state (output not influenced but can be switched off)

### 5.5 Electrical Characteristics: Power Stage

## Table 4 Electrical Characteristics: Power Stage

$V_{\mathrm{S}}=8 \mathrm{~V}$ to $36 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (unless otherwise specified).
Typical values are given at $V_{\mathrm{S}}=24 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| ON-state resistance per channel ( $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ ) | $R_{\text {DS(ON) }}$ | - | - | 130 | $\mathrm{m} \Omega$ | $\begin{aligned} & \ell_{\mathrm{LL}}=0.5 \mathrm{~A} \\ & V_{\text {IN }}=4.5 \mathrm{~V} \\ & T_{\mathrm{j}}=25^{\circ} \mathrm{C} \end{aligned}$ | P_5.5.18 |
| ON-state resistance per channel ( $T_{\mathrm{j}}=125^{\circ} \mathrm{C}$ ) | $R_{\text {DS(ON)_125 }}$ | - | 205 | - | $\mathrm{m} \Omega$ |  | P_5.5.19 |
| ON-state resistance per channel ( $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ ) | $R_{\text {DS(ON)_150 }}$ | - | - | 260 | $\mathrm{m} \Omega$ | $\begin{aligned} & \iota_{\text {LL }}=0.5 \mathrm{~A} \\ & V_{\text {IN }}=4.5 \mathrm{~V} \\ & T_{\mathrm{j}}=150^{\circ} \mathrm{C} \end{aligned}$ | P_5.5.1 |
| Nominal load current per channel | $L_{\text {L(Nom) } 1}$ | - | - | 650 | mA | ${ }^{1)}{ }^{2)} T_{\mathrm{j}}<150^{\circ} \mathrm{C}$ | P_5.5.2 |
| Drain to source clamping voltage $V_{\mathrm{DS}(\mathrm{AZ})}=\left[V_{\mathrm{S}}-V_{\text {OUT }}\right]$ | $V_{\text {DS(AZ) }}$ | 65 | 70 | 75 | V | $\mathrm{ISS}=5 \mathrm{~mA}$ | P_5.5.5 |
| Output leakage current per channel | ${ }_{\text {L(OFF) }}$ | - | 0.1 | 0.5 | $\mu \mathrm{A}$ | $\begin{aligned} & { }^{2)} V_{\text {IN }} \text { floating } \\ & V_{\text {OUT }}=0 \mathrm{~V} \\ & T_{\mathrm{j}} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | P_5.5.6 |
| Output leakage current per channel | ${ }_{\text {L(OFF) }}$ 150 | - | 1 | 5 | $\mu \mathrm{A}$ | $V_{\text {IN }}$ floating <br> $V_{\text {OUT }}=0 \mathrm{~V}$ <br> $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ | P_5.5.4 |
| Inverse current capability | ${ }_{\text {LIINV) }}$ | - | 2.2 | - | A | $\begin{aligned} & \text { 2) 3) } V_{\mathrm{S}}<V_{\text {OUTX }} \\ & t<2 \text { min } \end{aligned}$ | P_5.5.7 |

## Power Stage

Table 4 Electrical Characteristics: Power Stage (cont'd)
$V_{\mathrm{S}}=8 \mathrm{~V}$ to $36 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (unless otherwise specified).
Typical values are given at $V_{\mathrm{S}}=24 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Slew rate (switch on) $30 \%$ to $70 \%$ of $V_{s}$ | $\Delta V / \Delta t_{\text {ON }}$ | - | 2.5 | - | V/ $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=47 \Omega \\ & V_{\mathrm{S}}=24 \mathrm{~V} \end{aligned}$ | P_5.5.8 |
| Slew rate (switch off) $70 \%$ to $30 \%$ of $V_{S}$ | $-\Delta V / \Delta t_{\text {OFF }}$ | - | 2.5 | - | V/ $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=47 \Omega \\ & V_{\mathrm{S}}=24 \mathrm{~V} \end{aligned}$ | P_5.5.9 |
| Turn-ON time to $V_{\text {OUT }}=90 \% V_{S}$ | $t_{0 \times}$ | - | 22 | 75 | $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=47 \Omega \\ & V_{\mathrm{S}}=24 \mathrm{~V} \end{aligned}$ | P_5.5.11 |
| Turn-OFF time to $V_{\text {OUT }}=10 \%$ $V_{s}$ | $t_{\text {OFF }}$ | - | 22 | 75 | $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=47 \Omega \\ & V_{\mathrm{S}}=24 \mathrm{~V} \\ & \hline \end{aligned}$ | P_5.5.12 |
| Turn-ON / OFF matching $t_{\text {OFF }}-t_{\text {ON }}$ | $\Delta t_{\text {sw }}$ | -40 | 0 | 40 | $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=47 \Omega \\ & V_{\mathrm{S}}=24 \mathrm{~V} \\ & \hline \end{aligned}$ | P_5.5.13 |
| $\text { Turn-ON time to } V_{\text {OUT }}=10 \%$ $V_{\mathrm{s}}$ | $t_{\text {ON_delay }}$ | - | 12 | 45 | $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=47 \Omega \\ & V_{\mathrm{S}}=24 \mathrm{~V} \end{aligned}$ | P_5.5.14 |
| Turn-OFF time to $V_{\text {OUT }}=90 \%$ $V_{\mathrm{s}}$ | $t_{\text {OFF_delay }}$ | - | 12 | 45 | $\mu \mathrm{s}$ | $\begin{aligned} & R_{\mathrm{L}}=47 \Omega \\ & V_{\mathrm{S}}=24 \mathrm{~V} \end{aligned}$ | P_5.5.15 |

1) This parameter describes the nominal load capability per channel from an electrical point of view respecting a maximum $T_{\mathrm{j}} \leq 150^{\circ} \mathrm{C}$. Please note that depending on the individual thermal design of a real application (and a potentially insufficient thermal budget resulting hereof) additional restrictions for $L_{\text {(NOM) }}$ may occur for pure thermal reasons in order not to exceed the maximum allowed junction temperature $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$. The latter needs to be considered especially for cases where all four channels are operating simultaneously under high load conditions and at high ambient temperature $T_{\text {AMB }}$. For further details about potential derating of the nominal load current due to thermal restrictions please refer to "Thermal Considerations" on Page 38.
2) Not subject to production test; specified by design.
3) Please note that during inverse current condition the protection features are not operational.

Power Stage

### 5.6 Typical Performance Characteristics Power Stage

Typical Performance Characteristics

ON-State Resistance $R_{\text {DSON }}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


Leakage Current per channel $I_{\text {L(OFF) }}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


Output Clamp Voltage $V_{D S(A Z)}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


## Power Stage

Turn-ON time $\boldsymbol{t}_{\text {ON }}$ to $V_{\text {OUT }}=90 \%$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


Turn-ON delay time $\boldsymbol{t}_{\text {ON_delay }}$ to $V_{\text {OUT }}=\mathbf{1 0 \%}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


Turn-OFF time $t_{\text {OFF }}$ to $V_{\text {OUT }}=90 \%$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


Turn-OFF delay time $t_{\text {OFF_delay }}$ to $V_{\text {OUT }}=10 \%$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


## Power Stage

Turn-ON time $t_{\text {ON }}$ to $V_{\text {OUT }}=90 \%$ versus Load Current / Load


Turn-ON delay time $t_{\text {oN_delay }}$ to $V_{\text {OUT }}=\mathbf{1 0 \%}$ versus Load Current / Load


Turn-OFF time $\boldsymbol{t}_{\text {OFF }}$ to $V_{\text {OUT }}=\mathbf{9 0 \%}$ versus Load Current $/$ Load


Turn-OFF delay time $t_{\text {ofF_delay }}$ to $V_{\text {OUT }}=\mathbf{1 0 \%}$ versus Load Current / Load


## Protection Functions

## 6 Protection Functions

The device provides integrated protection functions. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Protection functions are designed to prevent the destruction of the ITS4130Q-EP-D due to fault conditions described in the data sheet. Please note that fault conditions are not considered as normal operation conditions and the protection functions are neither designed for continuous operation nor for repetitive operation.

### 6.1 Loss of Ground Protection

In case of loss of module ground when the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied at the input pins.
In an application where the inputs are directly controlled by logic levels < $V_{\mathrm{s}}$ (e.g. by a microcontroller without galvanic isolation), it is recommended to use input resistors ${ }^{1)}$ between the external control circuit (microcontroller) and the ITS4130Q-EP-D to protect also the external control circuit in case of loss of device ground.
In case of loss of module or device ground, a current (/ ${ }_{\text {OUT(GND) }}$ ) can flow out of the DMOS. Figure 14 sketches the situation.
$Z_{\text {GND }}$ is recommended to be a resistor in series to a diode.


Figure 14 Loss of Ground Protection with External Components

[^0]
## Protection Functions

### 6.2 Undervoltage Protection

If the supply voltage falls below $V_{S(U V)}$ the undervoltage protection of the device is triggered. $V_{S(U V)}$ represents hence the minimum voltage for which the switch still can hold ON . Once the device is off $V_{\text {S(OP)_min }}$ represents the lowest voltage where the device is turning on again (and thus the channels can be switched again). If the supply voltage is below the undervoltage threshold $V_{\text {S(UV) }}$, the channels of the device are OFF (or turning OFF). As soon as the supply voltage is recovering and exceeding the threshold of the functional supply voltage $V_{\text {S(OP)_MIN, }}$, the device is re-powering and its channels can be switched again. In addition the protection functions as well as diagnosis become operational once $V_{\text {SOP_MIN }}$ is reached. Figure $\mathbf{1 5}$ sketches the undervoltage mechanism.


Figure 15 Undervoltage Behavior

### 6.2.1 Overvoltage Protection

There is an integrated clamping mechanism for overvoltage protection $\left(Z_{\mathrm{D}(\mathrm{AZ})}\right)$. To ensure this mechanism operates properly in the application, the current in the Zener diode $Z_{\mathrm{D}(A Z)}$ must be limited by a ground resistor. Figure 16 shows a typical application to withstand overvoltage issues. In case of supply voltage higher than $V_{\text {S(AZ) }}$, the voltage across supply to ground path is clamped. As a result, the internal ground potential rises to $V_{S}-V_{\text {S(AZ) }}$. Due to the ESD Zener diodes, the potential at pin INx rises almost to that potential, depending on the impedance of the connected circuitry ${ }^{11}$. In the case the device was ON, prior to overvoltage, the ITS4130Q-EP-D remains ON. In case the ITS4130Q-EP-D was OFF, prior to overvoltage, the power transistor can be activated. In case the supply voltage is above $V_{\mathrm{S}(\mathrm{SC})}$ and below $V_{\mathrm{DS}(\mathrm{AZ})}$, the output transistor is still operational and follows the input. If at least one channel is in ON-state, parameters are no longer within specified range and lifetime is reduced compared to the nominal supply voltage range. This especially impacts the short circuit robustness, as well as the maximum energy $E_{\text {AS }}$ capability. $Z_{\text {GND }}$ is recommended to be either a resistor ( $27 \Omega$ ) in series to a diode or alternatively a $150 \Omega$ power resistor.

[^1]
## Protection Functions



Figure 16 Overvoltage Protection with External Components

## Protection Functions

### 6.3 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diodes of the affected power DMOS channels will dissipate power. The current flowing through the intrinsic body diode is limited externally by the load itself. But in addition the current into the ground path and the logic pins must be limited by an external resistor to the maximum allowed current described in Chapter 4.1. Figure 17 shows a typical application. $Z_{\text {GND }}$ resistor is used to limit the current through the Zener protection of the device. $Z_{\mathrm{GND}}$ is recommended to be either a resistor ( $\sim 27 \Omega$ ) in series to a diode or alternatively a power resistor ( $150 \Omega$ ).
During reverse polarity no protection functions are available.


Figure 17 Reverse Polarity Protection with External Components

## Protection Functions

### 6.4 Overload Protection

In case of overload, such as high inrush current of a cold lamp filament, or short circuit to ground, the ITS4130Q-EP-D offers a set of protection mechanisms which is illustrated in Figure 18.

### 6.4.1 Current Limitation

As a first step, the instantaneous power in the switch is contained within a safe range by limiting the current to the maximum current allowed in the switch $/_{\text {LLIM })}$. During this time, where the current is limited to $/_{\mathrm{L}(\mathrm{LM})}$, the DMOS temperature is increasing caused by the voltage drop $V_{\text {DS }}$ over the DMOS.


Figure 18 Protection behavior of the ITS4130Q-EP-D

## Protection Functions

### 6.4.2 Temperature Limitation in the Power DMOS

Each channel incorporates one temperature sensor. Activation of this temperature sensor will cause an overheated channel to switch OFF to prevent destruction. Any protective overtemperature shutdown event triggered within a channel is switching OFF the output of the corresponding channel until the temperature reaches an acceptable value again.
A restart functionality is implemented that is switching the channel ON again after the DMOS temperature has sufficiently cooled down.

### 6.5 Electrical Characteristics: Protection Functions

Table 5 Electrical Characteristics: Protection Functions ${ }^{1)}$
$V_{\mathrm{s}}=8 \mathrm{~V}$ to $36 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (unless otherwise specified).
Typical values are given at $V_{\mathrm{S}}=24 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Values |  |  | Unit | $\begin{array}{l}\text { Note or } \\ \text { Test Condition }\end{array}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\}$ Number

## Loss of Ground

| Output leakage current <br> while GND disconnected | O$_{\text {OUT(GND) }}$ | - | 0.1 | - | mA | ${ }^{2) 3)} V_{\mathrm{S}}=24 \mathrm{~V}$ | P_6.5.1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Reverse Polarity

| Drain source diode voltage <br> during reverse polarity | $V_{\text {DS(REV) }}$ | - | 650 | 700 | mV | $\Lambda_{\mathrm{L}}=-2 \mathrm{~A}$ <br> $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ | P_6.5.2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Overvoltage

| Overvoltage protection | $V_{\text {S(AZ) }}$ | 65 | 70 | 75 | V | ${ }^{4)} I_{\text {SOV }}=5 \mathrm{~mA}$ | $\mathrm{P} \_6.5 .3$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Overload Condition

| Load current limitation | $\ell_{\text {L(LIM }}$ | 1.0 | 1.25 | 1.5 | A | - | P_6.5.4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Thermal shutdown temperature | $T_{\text {j(SC) }}$ | 150 | 175 | 200 | ${ }^{\circ} \mathrm{C}$ | ${ }^{3)}$ - | P_6.5.6 |
| Thermal shutdown hysteresis | $\Delta T_{\text {j(SC) }}$ | - | 30 | - | K | ${ }^{3)}$ - | P_6.5.7 |

1) Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Integrated protection functions are designed to prevent IC from destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed neither for continuous nor repetitive operation.
2) All pins are disconnected except $V_{S}$ and OUT.
3) Not subject to production test; specified by design.
4) For practical cases it is recommended to place a resistor in the range of $\geq 27 \Omega$ into the GND path to limit the GND current associated with overvoltage events.

Protection Functions

### 6.6 Typical Performance Characteristics Protection Functions

Typical Performance Characteristics

Current Limit $/_{\text {L(LIM) }}$ versus
Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


Clamping Voltage $V_{\text {s(Az) }}$ versus Voltage $\boldsymbol{T}_{\mathbf{j}}$


## Diagnostic Functions

## 7 Diagnostic Functions

For diagnosis purpose, the ITS4130Q-EP-D provides a digital signal at pin ST. This signal is called STATUS. The STATUS pin is realized as open drain output and must be connected to an external pull-up resistor. During normal operation the STATUS signal is logic "High" $(H)$. During short circuit to ground or overtemperature condition the STATUS signal is logic "Low" (L). Table 6 shows the corresponding truth table.

Table 6 Diagnostic Truth Table ${ }^{\text {1) 2) }}$

| Device Operation | $\mathbf{I N}_{\mathbf{X}}$ | all $\mathrm{IN}_{\mathbf{i}}$ except $\mathrm{IN}_{\mathbf{X}}$ | $\mathbf{O U T}_{\mathbf{x}}$ | all $\mathrm{OUT}_{\mathrm{i}}$ except $\mathrm{OUT}_{\mathrm{x}}$ | ST | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Normal Operation | L | L | OFF | OFF | H | ${ }^{3)}$ External pull up at ST pin |
|  | H | H | ON | ON | H |  |
|  | H | don't care | ON | X | H |  |
|  | L | don't care | OFF | X | H |  |
| Short Circuit to GND | H | don't care | ON | X | L | 3) 4) |
| Overtemperature | H | don't care | OFF ${ }^{5)}$ | X | L | 3) |

1) Please refer to Table 7 for more details.
2) Not subject to production test; specified by design.
3) " $X$ " denotes status of $O U T_{i}$ according to the status of the corresponding input signals $I N_{i}$.
4) Device not in specified $R_{\mathrm{DS}(0 \mathrm{O})}$.
5) Channel remains off during cooling-down phase of power stage; then channel tries to re-start.

### 7.1 Electrical Characteristics: Diagnostic Functions

## Table 7 Electrical Characteristics: Diagnostic Functions

$V_{\mathrm{S}}=8 \mathrm{~V}$ to $36 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (unless otherwise specified).
Typical values are given at $V_{\mathrm{S}}=24 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Diagnostic Timing in Overload Condition |  |  |  |  |  |  |  |
| STATUS settling time for overload detection | $t_{\text {ST(FAULT) }}$ | - | 30 | - | $\mu \mathrm{s}$ | ${ }^{1)} V_{\mathrm{S}}=24 \mathrm{~V}$; load jump of $R_{\mathrm{L}}$ : $47 \Omega \text {-> } 15 \Omega ;$ <br> Please refer to <br> Figure 18 for more details | P_7.1.1 |
| STATUS settling time for channel start-up into existing overload ${ }^{2)}$ | $t_{\text {ST(FAULT)_SC1 }}$ | - | 20 | 90 | $\mu \mathrm{s}$ | $V_{D S} \geq 8 \mathrm{~V} ;$ <br> Please refer to Figure 18 for more details | P_7.1.9 |
| "Low" level STATUS voltage | $V_{\text {ST(L) }}$ | - | - | 0.5 | V | $I_{\text {ST }}=1.6 \mathrm{~mA}^{3)}$ | P_7.1.3 |
| "High" level STATUS voltage | $V_{\text {ST(H) }}$ | 2 | - | - ${ }^{4)}$ | V | $V_{S}>V_{\text {ST }}$ | P_7.1.4 |
| Current through STATUS pin (Operating Range) | $I_{\text {ST }}$ | - | - | 1.6 | mA | $V_{\text {ST }}<0.5 \mathrm{~V}$ | P_7.1.5 |

## Diagnostic Functions

## Table 7 Electrical Characteristics: Diagnostic Functions (cont'd)

$V_{\mathrm{S}}=8 \mathrm{~V}$ to $36 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (unless otherwise specified).
Typical values are given at $V_{\mathrm{S}}=24 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Channel fault detection interrogation time (Sequential Pulse Width) | $T_{\text {x }}$ | 3 | - | 6 | $\mu \mathrm{s}$ | $V_{\text {ST }}<0.5 \mathrm{~V}^{5}$ | P_7.1.2 |
| STATUS signal "High" valid window after $T_{x}$ on fault affected channel | $T_{\mathrm{m}}$ | 40 | 80 | 150 | $\mu \mathrm{s}$ | 5) - | P_7.1.6 |
| Minimum delay between subsequent $T_{x}$ interrogation windows. | $T_{\text {x-2-x }}$ | 200 | - | - | $\mu \mathrm{s}$ | ${ }^{1)}$ - | P_7.1.8 |
| Maximum delay time between $T_{x}$ ("High" to "Low") on fault affected channel and STATUS "High" signal $T_{m}$ | $T_{\text {D }}$ | - | 8 | - | $\mu \mathrm{s}$ | ${ }^{1)}$ | P_7.1.7 |

1) Not subject to production test; specified by design.
2) This parameter describes the status settling time when a channel is switched on into an already existing overload condition. This parameter is referenced to the edge of the input pin IN that switches the channel into overload.
3) Levels referenced to device ground.
4) Depends on pull-up circuit that is used within application; maximum ratings of STATUS pin need to be respected.
5) Please refer to "Channel Fault Detection" on Page $\mathbf{3 1}$ for more details.

### 7.2 Channel Fault Detection

The ITS4130Q-EP-D is equipped with an intelligent channel fault detection system, which allows with the aid of a microcontroller to identify and communicate the channel on which the fault occurs.

During normal operation the STATUS pin is kept "High" by the external pull-up resistor as shown in Table 6. If - in case of a fault - the application requires the information on which of the channels the fault occurs when a "Low" STATUS is flagged, then the microcontroller can be programmed according to the sequence depicted as an example in Figure 19. The figure shows a case where three channels are active (these are channels 1, 2 and 4). Channel 3 in this example is not switched ON. During normal operation of channels 1,2 and 4 the STATUS signal is "High". If a fault occurs, e.g. at channel 4, the STATUS signal goes "Low" to flag an error to the microcontroller. The microcontroller, in order to identify on which channel the fault occurs, must send a "Low" pulse sequentially to the input of each active channel, that is channels 1,2 and 4 in this case. These pulses are shown in Figure 19 and their width is denominated $T_{x}$. The pulse width $T_{x}$ should be between $3 \mu s$ up to $6 \mu$ in order to make sure that the output does not react to this short inversion input level. The STATUS signal will go to "High" for a short period of time $T_{m}$ only after the channel on which the fault occurs gets a "Low" pulse from the microcontroller, which in this case is after channel 4 receives a "Low" pulse for a time $T_{x}$. In this way, by reading back whether an inversion of the STATUS flag within $T_{\mathrm{m}}$ occurs, the microcontroller is able to detect on which channel the fault occurs. Once the microcontroller receives this information it can start to switch OFF the channel on which the fault occurs (channel 4 in this case) via the corresponding input pin. For the delay time $T_{\mathrm{D}}$ between $T_{\mathrm{x}}$ going "Low" and $T_{\mathrm{m}}$ going "High" a value of $8 \mu \mathrm{~s}$ needs to be taken into account.

## Diagnostic Functions



An inverted ST-pin signal following a $T_{X}$ interrogation pulse within a time window $T_{m}$ on a given channel confirms a fault channel. A non-inverted ST-pin signal after a $\mathrm{T}_{\mathrm{x}}$ pulse (dashed lines) indicate that corresponding channel is not in fault condition.

Figure 19 Channel Fault Detection Timing Diagram

## Diagnostic Functions

### 7.3 Typical Performance Characteristics Diagnostic Functions

## Typical Performance Characteristics

Status Settling Time $t_{\text {ST(FAULT) }}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$ (overload during $\mathbf{O N}$ )


Maximum Delay Time $T_{D}$ ( $T_{\mathrm{x}}$ ‘ $\mathrm{H}->\mathrm{L}$ ' to ST ' $\mathrm{L}->\mathrm{H}^{\prime}$ ) Junction Temperature $\boldsymbol{T}_{\mathbf{j}}$


Status Settling Time $t_{\text {ST(Fault)_sc1 }}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$ (switch on into overload)

vs. ST "High" Valid window (after $T_{\mathrm{x}}$ ) $T_{\mathrm{M}}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


## Input Pins

## 8 Input Pins

### 8.1 Input Circuitry

The input circuitry is compatible with 3.3 V and 5 V microcontrollers as well as input levels up to $V_{\mathrm{S}}{ }^{1}$. The concept of the input pin is to react to voltage thresholds which are referenced to device ground. An implemented Schmitt trigger avoids any undefined state if the voltage on the input pin is slowly increasing or decreasing. The output is either OFF or ON but cannot be in a linear or undefined state. Figure 20 shows the electrical equivalent input circuitry. In case a channel is permanently not needed, the corresponding input pin shall not be left floating but tied with a serial resistor to device ground (not module ground). The recommended value for the serial resistor is $2.2 \mathrm{k} \Omega$.


Figure 20 Input Pin Circuitry

### 8.2 Input Pin Voltage

The input pin IN uses a comparator with hysteresis. Switching "ON / OFF" of the channels takes place in a defined region, set by the thresholds $V_{\mathbb{N}(L),}$, max and $V_{\mathbb{I N ( H )},}, \mathrm{min}$. The exact values where the "ON" and "OFF" take

[^2]
## Input Pins

place depend on the process, as well as on the temperature. To avoid cross talk and parasitic turn-ON or turnOFF, a hysteresis is implemented. This ensures an improved immunity to noise.

### 8.3 Electrical Characteristics: Input Pins

## Table 8 Electrical Characteristics: Input Pins

$V_{\mathrm{S}}=8 \mathrm{~V}$ to $36 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ (unless otherwise specified).
Typical values are given at $V_{\mathrm{S}}=24 \mathrm{~V}, T_{\mathrm{j}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Input Pins Characteristics |  |  |  |  |  |  |  |
| "Low" level input voltage range | $V_{\mathrm{IN}(\mathrm{~L})}$ | -0.3 | - | 0.8 | V | - ${ }^{1)}$ | P_8.3.1 |
| "High" level input voltage range | $V_{\text {IN(H) }}$ | 2 | - | 36 | V | $V_{S}>V_{\text {IN }}{ }^{1)}$ | P_8.3.2 |
| Input voltage hysteresis | $V_{\text {IN(HYS }}$ | - | 250 | - | mV | - ${ }^{2)}$ | P_8.3.3 |
| "Low" level input current | $1 \mathrm{IN}(\mathrm{L})$ | - | 36 | 70 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0.8 \mathrm{~V}$ | P_8.3.4 |
| "High" level input current | $I_{\text {IN(H) }}$ | - | 43 | 70 | $\mu \mathrm{A}$ | $V_{\text {IN }}=24 \mathrm{~V}$ | P_8.3.5 |

1) Levels referenced to device ground.
2) Not subject to production test; specified by design.

Input Pins

### 8.4 Typical Performance Characteristics Input Pins

Typical Performance Characteristics

Input Voltage thresholds $V_{\operatorname{IN(L)}} V_{\operatorname{IN}(H)}$ versus Junction Temperature $\boldsymbol{T}_{\mathbf{j}}$


Input Pin Current $I_{I N(H)}$ versus
Supply Voltage $V_{s}$


Input Voltage hysteresis $V_{\text {IN(HYS) }}$ versus Junction Temperature $\boldsymbol{T}_{\mathbf{j}}$


Input Pin Current $\boldsymbol{I}_{\mathrm{IN}_{\mathrm{N}(\mathrm{H})}}$ versus Junction Temperature $\boldsymbol{T}_{\mathrm{j}}$


## Application Information

## 9 Application Information

### 9.1 Application Diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.


Figure 21 Application Diagram with ITS4130Q-EP-D

In Figure 21 above a simplified application diagram is shown where the inputs are galvanically isolated from $V_{S}$ with optocouplers. Thanks to the fact that the input pins are 24 V capable they can be directly connected to the optocouplers. Reverse polarity protection can be achieved with external components. In this context it should be noted that input pins of channels which are permanently unused have to be tied with $2.2 \mathrm{k} \Omega$ resistance to device ground. In addition the TM-pin must be always be tied with a serial resistor to device ground in order to protect the pin in case of reverse polarity. The recommended value for this serial resistor is also $2.2 \mathrm{k} \Omega$. For applications where no galvanic isolation is present between the external control circuitry (e.g microcontroller) and the input pins of the ITS4130Q-EP-D serial input resistors need to be placed in order to

## Application Information

protect the external control circuitry and the input structures of the ITS4130Q-EP-D under fault conditions (like e.g. reverse polarity, loss of ground or overvoltage). For further details please also refer to the corresponding sections in Chapter 6. The recommended value for such serial input resistors is $10 \mathrm{k} \Omega$ however application specific optimized values may also depend on the individual application conditions as well as the applied external control circuitry / microcontroller.

### 9.2 Thermal Considerations

If the cooling possibilities within the application are not sufficient to sink the heat of the dissipated power the junction temperature $T_{\mathrm{j}}$ of the device may exceed its maximum specified rating of $150^{\circ} \mathrm{C}$ and eventually trigger a thermal shutdown of the overheated channels to protect the device from destruction. Such thermal shutdown events may occur e.g. if one or more channels are operated in overload conditions that are causing the current limitation functionality to become active. If the current limitation of a channel becomes active the power dissipation will rise rapidly and in many cases lead to thermal shutdown events of the corresponding channels within short periods of time.
But also under nominal load conditions the power dissipation can become too high inside an application if it is applied at high environmental temperature $T_{\text {AMB }}$ and if at the same time the cooling capability of the PCB is not sufficient (thanks to the very good $R_{\text {DSON }}$ performance of the ITS4130Q-EP-D this restriction is limited to cases with poor thermal connection to the PCB being applied at very high ambient temperatures $T_{\text {AMB }}$ as will be shown below). In general the cooling capability of an IC on a PCB within an application can be described for static cases by its thermal resistance from junction-to-ambient $R_{\mathrm{thJA}}$. The thermal resistance $R_{\mathrm{thJA}}$ can be improved by adding cooling area on top- or bottom layer of the PCB or by adding inner layers that are connected to the $V_{\mathrm{S}}$ layer with thermal vias. Thermal vias show the best efficiency for heat distribution if directly placed underneath the exposed pad of the ITS4130Q-EP-D. The achievable values for $R_{\text {thJA }}$ will differ from application to application. As reference simulation values of $R_{\text {thJA }}$ for a set of standardized JEDEC cases are provided in Chapter 4.4 "Thermal Resistance" on Page 12. Actual values in real applications naturally can be lower or higher.
For cases where the achievable thermal resistance $R_{\mathrm{thJA}}$ and the hereof resulting thermal budget within an application is not sufficient for a given ambient temperature $T_{\text {AMB }}$ there is no other choice than to lower the load current to smaller numbers than the allowed maximum nominal current of 650 mA . Figure 22 illustrates how the derating of the nominal current due to excessive power dissipation can look like as a function of achievable $R_{\text {thJA }}$ and given $T_{\text {AMB }}$. The graphs show how the thermal budget with its limiting condition $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ can be shared between the influencing parameters $T_{\text {AMB }}, R_{\text {thJA }}, \Lambda_{\text {Load }}$ depending on the number of active channels $n_{\mathrm{CH}}$. Due to the excellent ratio of $R_{\text {DSON }}$ versus nominal load current this impact shown in the mentioned figures below are relevant only for worst case scenarios like $R_{\text {thJA }}$ of "footprint only" where no additional cooling is present at all but solely footprint and PCB traces to the pins of the device. Even under such harsh conditions the only noteworthy limitations occur for $T_{\text {AMB }}>75^{\circ} \mathrm{C}$ if all four channels are operated at full load. An arbitrary $R_{\text {thJA }}$ value of $100 \mathrm{~K} / \mathrm{W}$ is depicted in addition and may serve as an $R_{\text {thJA }}$ - reference value for which derating may become relevant when being exposed to high ambient temperatures of $T_{\text {AMB }}=85^{\circ} \mathrm{C}$ and above.
The calculation of the thermal budget displayed in the graphs follows simple rules as given in the equations below. It should be noted that the calculation is restricted to static cases where the resulting $T_{\text {AMB }}$ and $T_{\mathrm{j}}$ have reached a stable equilibrium.

$$
\begin{gather*}
\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{AMB}}+\mathrm{R}_{\mathrm{thJA}} \times \mathrm{P}_{\mathrm{DISS}}  \tag{9.1}\\
\mathrm{P}_{\mathrm{DISS}}=\mathrm{I}_{\text {Load }}^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{n}_{\mathrm{CH}}+\mathrm{V}_{\mathrm{S}} \times \mathrm{I}_{\mathrm{GND}} \tag{9.2}
\end{gather*}
$$

Application Information


Figure 22 Possible thermal derating of nominal current due to insufficient cooling capability of PCB

## Package Outlines

## $10 \quad$ Package Outlines



1) DOES NOT INCLUDE PLASTIC OR METAL PROTRUSION OF 0.15 MAX. PER SIDE
2) DAMBAR PROTUSION SHALL BE MAXIMUM 0.1MM TOTAL IN EXCESS OF LEAD WIDTH

ALL DIMENSIONS ARE IN UNITS MM
THE DRAWING IS IN COMPLIANCE WITH ISO 128 \& PROJECTION METHOD 1 [ $\square$ © ]

Figure 23 PG-TSDSO-14 (Plastic Dual Small Outline Package) (RoHS-Compliant)

## Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

130 m $\Omega$ Quad Channel Smart High-Side Power Switch

## Revision History

## 11 Revision History

| Revision | Date | Changes |
| :--- | :--- | :--- |
| 1.0 | $2018-06-14$ | Data Sheet (Initial Release) |

Trademarks
All referenced product or service names and trademarks are the property of their respective owners.

| Edition 2018-06-14 |
| :--- |
| Published by |
| Infineon Technologies AG |
| 81726 Munich, Germany |

© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?
Email: erratum@infineon.com

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").
With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.
In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.
The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Infineon manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR U6513A MIC2012YM-TR MP5095GJ-P TPS2021IDRQ1 TPS2104DBVR TPS22958NDGKR MIC2098-1YMT-TR MIC94062YMT TR MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G FPF1504UCX TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR MIC25051YM MIC94085YFT-TR MIC94042YFL-TR MIC2005-1.2YM6-TR SIP32510DT-T1-GE3 NCP333FCT2G BTS3050TFATMA1 NCP331SNT1G TPS2092DR TPS2063DR MIC2008YML-TR MIC94084YFT-TR MIC2040-1YMM DIO1280WL12


[^0]:    1) Recommended value is $10 \mathrm{k} \Omega$
[^1]:    1) Hence, the usage of external input resistors needs to be considered
[^2]:    1) $\quad V_{\text {IN }}$ must not exceed $V_{S}$. The relation $V_{\text {IN }} \leq V_{S}$ must always be fulfilled.
