

## **PMS**

Pressure Monitoring Sensor

## SP27

High integrated single-chip pressure sensor with a low power embedded micro-controller

SP27 Version A5

1300kPa

## Datasheet

Revision 1.0, 2012-02-07

# Sense & Control

Edition 2012-02-07

Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



SP27 High integrated single-chip pressure sensor with a low power embedded micro-controller CONFIDENTIAL

Revision History: 2012-02-07, Revision 1.0

D	D!-!	D!-! 4	<b>.</b> .
Previous	Revision:	Revision (	J. 1

Page	Subjects (major changes since last revision)
Page 80	I2C Command - Measure Pressure Function Update

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:





#### Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

#### Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-ig™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hildraeve Incorporated, IEC™ of Commission Electrotechnique Internationale, IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-02-24



#### **Table of Contents**

## **Table of Contents**

	Table of Contents	. 4
	List of Figures	. 6
	List of Tables	. 7
	Introduction	
	Overview	
1.2	Features	. 8
	Functional Description	
	General	
	Pin Configuration	
	Pin Description	
	Block Diagram	
	Operating Modes and States	
2.5.1	Operating Modes	
2.5.2	Resets and Operating Mode Selection	
2.5.3	NORMAL Mode Operation	
2.5.3.1	INIT State	
2.5.3.2	RUN State	
2.5.3.3	IDLE State	
2.5.3.4	POWER DOWN State	
2.5.3.5	State Transitions	
2.5.3.6	Status of SP27 Blocks in Different States	
	Fault Protection	
2.6.1	Watchdog Timer	
2.6.2	ADC Measurement Overflow & Underflow	
2.6.3	ADC Selftest	
2.6.4	Bond Wire Surveillance	
	Functional Block Description	
2.7.1	Sensors and Data Acquisition	
2.7.1.1	Pressure Sensor	
2.7.1.2	Temperature Sensor	
2.7.1.3	Data Acquisition	
2.7.2	Memory Organization	
2.7.2.1	ROM	
2.7.2.1.1 2.7.2.1.2	ROM Library Functions and Reset/Wakeup Handlers	
2.7.2.1.2 2.7.2.2	ROM Protections	
	FLASH	
2.7.2.2.1	FLASH Organization	
2.7.2.2.2 2.7.2.3	FLASH Protection	
	RAM	
	Special Function Registers	
	Microcontroller	
3.2	General Purpose Registers	
	System Configuration Registers	
3.4	System Controller	
3.5	Interval Timer	
3.6	Interval Timer Precounter / Calibration	
3 7	Clock Controller	47



CONFIDENTIAL	Table of Contents

3.8	16 Bit CRC (Cyclic Redundancy Check) Generator/Checker	
3.9	Pseudo Random Number Generator	
3.10	Timer Unit	
3.11	General Purpose Input/Output (GPIO)	. 64
3.12	I <sup>2</sup> C Interface	. 71
3.12.1	Programming mode Operation	. 74
3.12.1.1	FLASH Write Line	. 75
3.12.1.2	FLASH Erase	. 75
3.12.1.3	FLASH Check Erase Status	. 76
3.12.1.4	FLASH Read Line	. 77
3.12.1.5	Read Status	. 78
3.12.1.6	FLASH Check CRC	. 79
3.12.1.7	FLASH Set User Configuration Sector Lock	
3.12.1.8	Measure Pressure	
3.12.1.9	Measure Temperature	
3.12.2	DEBUG Mode Operation	
3.12.2.1	Debug Special Function Register	
3.12.2.1	Debugging Functionality	
3.12.2.2	Debugger Commands	
3.12.2.3		
3.12.2.3.		
3.12.2.3.	,	
3.12.2.3.4	,	
3.12.2.3.		
3.12.2.3.0	<b>5</b>	
3.12.2.3.	<b>5</b> 1	
3.12.2.3.	•	
3.12.2.3.	9 Run to Next Breakpoint	. 86
4	Specification	
4.1	Absolute Maximum Ratings	. 87
4.2	Operating Range	. 89
4.3	Characteristics	. 90
4.3.1	Pressure Sensor (1300kPa variant)	. 90
4.3.2	Temperature Sensor	. 91
4.3.3	Supply Currents	. 92
4.3.4	12 MHz RC HF Oscillator	. 93
4.3.5	2 kHz RC LP Oscillator	. 93
4.3.6	Interval Timer	
4.3.7	Voltage Regulator	
4.3.8	Power On Reset / Brown Out Reset	
4.3.9	FLASH Memory	
4.3.10	Watchdog Timer	
4.3.11	Digital I/O pins	
4.3.11	I <sup>2</sup> C Interface	
5	Package Information	
5.1	Package Outline	
5.2	Identification Code	100
5.2.1	Identification Code Definition	100
	References	101



**List of Figures** 

## **List of Figures**

igure 1	Pin Configuration PG-DSOSP-14-6 (Top View, Figure not to Scale)	
igure 2	SP27 Block Diagram	
igure 3	Available Operating Modes if Lockbyte 2 is not Set	
igure 4	Available Operating Modes if Lockbyte 2 is Set	
igure 5	Power On Reset / Brown Out Reset / Operating Mode Selection	15
igure 6	NORMAL Mode State Diagram	16
igure 7	Memory Map	20
igure 8	Interval Timer Block Diagram	43
igure 9	SP27 Clock Concept	
igure 10	CRC (Cyclic Redundancy Check) Generator/Checker	49
igure 11	Example for CRC16 usage	49
igure 12	Example for serial CRC generation/checking	50
igure 13	Shift Register Implementation	54
igure 14	Timer Mode 0	55
igure 15	Timer Mode 1	56
igure 16	Timer Mode 2	56
igure 17	Timer Mode 3	57
igure 18	Timer Mode 5	58
igure 19	Timer Mode 6	59
igure 20	Synchronization Stage & Spike Suppression Examples	65
igure 21	PROGRAMMING Mode State Diagram	
igure 22	I <sup>2</sup> C Legend - PROGRAMMING Mode	
igure 23	FLASH Write Line I2C Command	
igure 24	FLASH Erase Command	75
igure 25	FLASH Check Erase Status Command	
igure 26	FLASH Read Line Command	
igure 27	FLASH Read Status Command	
igure 28	FLASH Check CRC	
igure 29	FLASH Set User Configuration Sector Lock	
igure 30	Measure Pressure	
igure 31	Measure Temperature	
igure 32	I <sup>2</sup> C Legend - DEBUG Mode	
igure 33	DEBUG SetSFR Command	
Figure 34	DEBUG ReadSFR Command	
igure 35	DEBUG SetMemory Command	
igure 36	DEBUG ReadMemory Command	
igure 37	DEBUG SetPC Command	
igure 38	DEBUG ReadPC Command.	
igure 39	DEBUG SingleStep Command	
igure 40	DEBUG Run Interruptible Command	
igure 41	DEBUG Run to Next Breakpoint Command	
igure 42	PG-DSOSP-14-6 Package Dimensions	
igure 43	PG-DSOSP-14-6 marking.	



CONFIDENTIAL List of Tables

## **List of Tables**

Table 1	IPin Description	11
Table 2	SP27 - Operating Modes	13
Table 3	State Transitions in NORMAL Mode	17
Table 4	Status of SP27 Blocks in Different States	17
Table 5	Register Naming Convention Wakeup / Reset Value	24
Table 6	Registers Overview	24
Table 7	Registers Access Types	26
Table 8	Register 0 to F	32
Table 9	GPIO Port Configuration	64
Table 10	External Wakeup Configuration	66
Table 11	I/O Port 1 - Alternative Functionality	66
Table 12	FLASH Write Line Parameters	75
Table 13	FLASH Erase Parameters	75
Table 14	FLASH Check Erase Parameters	76
Table 15	FLASH Check Erase Return values	76
Table 16	FLASH Read Line Parameters	77
Table 17	FLASH Read Line Return values	77
Table 18	FLASH Read Status Return values	78
Table 19	FLASH Check CRC Return values	79
Table 20	Measure Pressure Parameters	80
Table 21	Measure Pressure Return Values	81
Table 22	Measure Temperature Return values	82
Table 23	DEBUG mode SFRs	83
Table 24	Absolute Maximum Ratings	87
Table 25	Operating Range	89
Table 26	Pressure Sensor (1300 kPa variant), V <sub>CC</sub> = 3.3 V	90
Table 27	Temperature Sensor, V <sub>CC</sub> = 3.3 V	91
Table 28	Supply Currents	92
Table 29	12 MHz RC HF Oscillator	93
Table 30	2 kHz RC LP Oscillator	93
Table 31	Interval Timer	94
Table 32	Voltage Regulator	95
Table 33	Power On Reset / Brown Out Reset	96
Table 34	FLASH Memory	97
Table 35	Watchdog Timer	98
Table 36	Digital I/O pins	98
Table 37	I <sup>2</sup> C Interface	98

### **Pressure Monitoring Sensor**

**SP27** 

#### **SP27**

#### 1 Introduction

#### 1.1 Overview

The SP27 is a sensor for pressure measurements designed for PMS applications. With its microcontroller and integrated peripherals, the SP27 offers a single package solution for PMS applications. It requires only few external components. The SP27 features

- Pressure sensor for ambient pressure measurement
- Temperature sensor
- 8051 based microcontroller
- · Advanced system controller to minimize power consumption

Measurements of pressure and temperature are performed under software control, and the data can be formatted and prepared to be sent by the microcontroller.

An intelligent wakeup mechanism is available to reduce power consumption. An Interval Timer controls the timing of measurements. The circuitry can be programmed to wakeup at regular intervals. Additionally, wakeup is possible by an external wakeup source connected to a General Purpose Input/Output (GPIO).

The integrated microcontroller is instruction set compatible to the standard 8051 processor.

On-chip FLASH memory is integrated to store:

- The customer specific application program code
- A unique ID-Number
- · The calibration data for the sensors

Additional on-chip ROM memory is available that holds the ROM library functions (developed by Infineon) which covers standard tasks used by the application. The available ROM Library functions are described in a separate document (see [1]).

#### 1.2 Features

Main features:

- Operating temperature range -40 to +125 °C
- Low supply current
- Pressure sensor for 1300kPa range
- Temperature sensor
- 8051 instruction set compatible microcontroller (cycle-optimized)
- 6 kByte FLASH memory (for application code)
- 16 kByte ROM (for ROM library functions)
- 256 Bytes RAM

Product Name	Product Type	Ordering Code	Package
SP27	Pressure Monitoring Sensor	SP270-25-256-0	PG-DSOSP-14-6



CONFIDENTIAL Introduction

- Wakeup from POWER DOWN state using the Interval Timer or an external wakeup source connected via a GPIO pin
- I<sup>2</sup>C programming/debugging interface
- 16 Bit Hardware CRC generator
- 8 Bit Pseudo Random Number Generator
- Watchdog timer
- 3 bidirectional GPIO pins

## **2** Functional Description

## 2.1 General

## 2.2 Pin Configuration





Figure 1 Pin Configuration PG-DSOSP-14-6 (Top View, Figure not to Scale)

## 2.3 Pin Description



## 2.4 Block Diagram




Figure 2 SP27 Block Diagram



## 2.5 Operating Modes and States

The SP27 can be operated in four different operating modes.

- NORMAL mode
- · PROGRAMMING mode
- DEBUG mode
- (internal production TEST mode)

The operating mode selection is done at Power On Reset by setting the GPIO pins PP0 and PP1 according to the following table:

Table 2 SP27 - Operating Modes

PP0	PP1	Operating mode	Device controlled by
1	1	NORMAL mode	FLASH Program at 4000 <sub>H</sub>
0	1	PROGRAMMING mode	ROM firmware / external I <sup>2</sup> C Master
1	0	DEBUG mode	ROM firmware / external I <sup>2</sup> C Master
0	0	Internal production test mode <sup>1)</sup>	ROM firmware / external I <sup>2</sup> C Master

<sup>1)</sup> IMPORTANT: Do not enter this mode since unpredictable behavior of the device might result

Note: Since PP0 and PP1 have their internal pull-up resistors enabled at Power On Reset, the default startup mode is NORMAL mode if the PP0 and PP1 pins are left unconnected.

Datasheet 13 Revision 1.0, 2012-02-07

#### 2.5.1 Operating Modes

The operating modes depend on the setting of Lockbyte 2, which protects the FLASH Sector 0 (Code Sector) against overwriting, erasing and read-out to prevent reverse engineering of the application code. **Figure 3** shows the mode diagram if the Lockbyte 2 is not set.




Figure 3 Available Operating Modes if Lockbyte 2 is not Set

For security reasons some operating modes are not accessible anymore after the Lockbyte 2 (see "FLASH" on Page 22) is set. Figure 4 shows the behavior of the SP27 once the Lockbyte 2 is set. All mode selections (except the internal production TEST mode) lead to NORMAL mode.




Figure 4 Available Operating Modes if Lockbyte 2 is Set

#### 2.5.2 Resets and Operating Mode Selection




Figure 5 Power On Reset / Brown Out Reset / Operating Mode Selection

Three kinds of resets can occur which cause an operating mode selection:

- The Power On Reset circuit is activated if  $V_{\mathsf{REG}}$  rises above  $V_{\mathsf{POR}}$ . The internal blocks are held in RESET state until  $V_{\mathsf{REG}}$  has risen above  $V_{\mathsf{THR}}$ .
- The Brown Out Reset circuit is activated if  $V_{\mathsf{REG}}$  drops below  $V_{\mathsf{BRD}}$ . The internal blocks are held in RESET state until  $V_{\mathsf{REG}}$  has risen above  $V_{\mathsf{BRD}}$  again.
- The SP27's Software Reset can be forced by SP27 setting SRF bit CFG2.0[RESET].

When the Internal Reset state is released (after  $t_{POR}$  is elapsed), a further period  $t_{MODE}$  is required for reading the states applied to PP0 and PP1 to determine the operation mode of the device according to **Table 2** "SP27 - Operating Modes" on Page 13. The levels on these pins must be stable during the whole  $t_{MODE}$  period. After  $t_{MODE}$  has elapsed, the device starts operation in the selected mode.

The Watchdog Reset is a special case and it does not result in a mode selection. The Watchdog Reset affects only the CPU core and forces a program restart.

#### 2.5.3 NORMAL Mode Operation

After a startup in NORMAL mode the system controller handles the different states as shown in the state transition diagram below.




Figure 6 NORMAL Mode State Diagram

#### 2.5.3.1 INIT State

The INIT state is entered after every System Reset (either Power On Reset, Brown Out Reset or Software Reset) to determine the desired operation mode (see "Operating Modes" on Page 14) and to initialize the SP27. The INIT state is entered as well if a wakeup or watchdog timeout occurs, but no operation mode selection is done after a wakeup and RUN state is entered immediately.

#### 2.5.3.2 RUN State

In RUN state, the microcontroller is executing the application program from the FLASH. In this state the watchdog is active to prevent software-deadlocks. The microcontroller (CPU) clock source is always based on the 12MHz RC HF Oscillator.

#### 2.5.3.3 IDLE State

In IDLE state the microcontroller clock is stopped to reduce the current consumption, while the peripherals Timer 0, ADC can continue normal operation.

After a resume event is triggered by one of the enabled peripherals, the microcontroller continues the operation where it was interrupted. The resume event source can be identified by reading SFR REF (see "Resume Event Flag Register" on Page 42).

#### 2.5.3.4 POWER DOWN State

In POWER DOWN state, the system controller takes control of the SP27 microcontroller and most peripherals are switched off.

In POWER DOWN state the active peripherals (Interval Timer...) are clocked by the 2kHz RC LP Oscillator.

After a wakeup occurred, the wakeup source can be identified by reading SFR WUF (see "Wakeup Flag Register" on Page 39).

#### 2.5.3.5 State Transitions

With reference to Figure 6 "NORMAL Mode State Diagram" on Page 16, the following state transitions can occur:

Table 3 State Transitions in NORMAL Mode

State transition	Description
RUN state => IDLE state	The application program can set SFR bit CFG0.5 [IDLE] to enter IDLE state.  (see "Configuration Register 0" on Page 34)  Note: If no peripheral that can create a RESUME event is active, IDLE state will not be entered and the application will continue uninterrupted.
IDLE state => RUN state	A peripheral unit (Timer 0, ADC) creates a resume event. The application automatically resumes where it was interrupted when entering IDLE state (see "Resume Event Flag Register" on Page 42)
IDLE state  => INIT state  RUN state  => INIT state  RUN state  => INIT state  Register" on Page 39	
RUN state => POWER DOWN state	The application program can call a ROM Library function to enter POWER DOWN state.
INIT state => RUN state	This state change is initiated automatically by the system controller as soon as the initialization is finished.

#### 2.5.3.6 Status of SP27 Blocks in Different States

Depending on the current state in NORMAL mode the internal blocks of the SP27 are active, inactive or are not supplied with supply voltage to minimize the current consumption. The following table gives an overview over of the individual blocks in the different states.

Table 4 Status of SP27 Blocks in Different States

Unit	Run state	IDLE state	POWER DOWN state
Power On Reset	Active <sup>1)</sup>	Active	Active
Brown Out Detector	Active	Active	Inactive
Voltage Regulator ( $V_{REG}$ )	Active	Active	Active
System controller	Active	Active	Active
Microcontroller	Active	Inactive	No supply <sup>2)</sup>
Timer	Active	Active	No supply
Peripheral modules CRC, I2C, Pseudo Random Number Generator	Selectable inactive or active	Inactive	No supply
Watchdog timer	Active	Active	No supply
Upper 128Bytes RAM	Active	Inactive	No supply

Table 4 Status of SP27 Blocks in Different States (cont'd)

Unit	Run state	IDLE state	POWER DOWN state
Lower 128Bytes RAM	Active	Inactive	Selectable
			No supply or inactive
FLASH	Active	Inactive	No supply
ROM	Active	Inactive	No supply
2kHz RC LP Oscillator	Active	Active	Active
12MHz RC HF Oscillator	Active	Active	No supply
Interval Timer	Active	Active	Active
Sensor	Handled by	Handled by	No supply
	ROM Library functions	ROM Library	
		functions	

<sup>1)</sup> Active: block is powered, active and keeps its register contents.

#### 2.6 Fault Protection

The SP27 features multiple fault protections which prevent the application from unexpected behavior and deadlocks. This chapter gives a brief overview of the available fault protections. Detailed explanation of the usage can be found later in this document and in [1].

#### 2.6.1 Watchdog Timer

For operation security a watchdog timer is available to avoid application software deadlocks. The watchdog timer is only active in NORMAL mode and DEBUG mode and must be reset periodically by the application, otherwise the timer generates a wakeup and forces a restart of SP27 application program. Setting SFR bit CFG2.1[WDRES] resets the watchdog timer (see "Configuration Register 2" on Page 36)

The watchdog timeout period is fixed (see **Table 35 "Watchdog Timer" on Page 98**). The accuracy depends on the accuracy of the 2kHz RC LP Oscillator which is used to clock the watchdog timer.

Upon wakeup the watchdog timer is automatically reset. The watchdog timer is not, however, automatically reset upon entry into IDLE state. Therefore care must be taken so that the application does not remain in IDLE state longer than the minimum watchdog timeout period.

#### 2.6.2 ADC Measurement Overflow & Underflow

The ROM Library functions which perform measurements will return the over/underflow status in a status byte with the measurement result. (see [1])

#### 2.6.3 ADC Selftest

A dedicated ROM Library function is able to perform a selftest of the ADC (see [1]).

#### 2.6.4 Bond Wire Surveillance

The continuity of the bond wire connection between the ASIC die and the sensor die is checked as part of every pressure measurement. The ROM library routines which perform the measurements will return the bond wire status in a status byte with the measurement result (see [1]).

<sup>2)</sup> No supply: block is not powered, cannot be used and all register content is lost.

### 2.7 Functional Block Description

#### 2.7.1 Sensors and Data Acquisition

The SP27 has two sensors to acquire environmental data:

#### 2.7.1.1 Pressure Sensor

The pressure sensor consists of a single-crystal silicon, bulk micro machined membrane with an integrated full Wheatstone piezo-resistive bridge. The piezo-resistors are placed inside a vacuum reference chamber, whilst the pressure media to be measured in the application is applied to the opposite side of the membrane. This gives good long-term properties as the measurement bridge is protected from the environment. Pressure measurement is performed by a dedicated ROM library function (see [1]).

#### 2.7.1.2 Temperature Sensor

The temperature sensor is placed on the ASIC. This is read by the ADC referenced to a fixed (band gap) voltage. Temperature measurement is performed by a dedicated ROM library function (see [1]).

### 2.7.1.3 Data Acquisition

The analog data is acquired and digitized by the internal 10 Bit ADC.

Measurement routines for acquiring the environmental data are available within the ROM library functions that are described in [1].

Characteristic of the individual sensors can be found in "Characteristics" on Page 90.

## 2.7.2 Memory Organization




Figure 7 Memory Map

The following memory blocks are implemented:

- 16 kByte ROM memory
- 6 kByte FLASH memory
- · 256 Byte RAM memory
- 128 Byte SFR register



#### 2.7.2.1 ROM

A 16 kB ROM memory is located in the address range 0000<sub>H</sub> to 3FF7<sub>H</sub>.

#### 2.7.2.1.1 ROM Library Functions and Reset/Wakeup Handlers

The ROM contains the reset handler, operation mode handler, wakeup handler, internal test and debug routines and the ROM Library functions (see in [1]).

#### 2.7.2.1.2 ROM Protections

To protect the ROM code against readout a hardware mechanism is implemented, thus no read operations can be performed on the ROM.

Direct jumping into the ROM area is prevented by a hardware mechanism, thus access to the ROM library functions is granted only via a vector table at the bottom of the ROM address space.

#### 2.7.2.2 FLASH

#### 2.7.2.2.1 FLASH Organization

The FLASH is divided into five sectors. Each sector can be erased and written individually.

Sectors 0 and 1 are accessible for customer usage.

Sectors 2, 3 and 4 are written in the Infineon production site and cannot be erased or re-written by the customer.

- 4000<sub>H</sub> -- 577F<sub>H</sub> (6016 Bytes) Code sector (0): The code sector contains the application software including a CRC16 Checksum (to be written to 577D<sub>H</sub> -- 577E<sub>H</sub>) and the Lockbyte 2 (to be written to 577F<sub>H</sub>).
- 5780<sub>H</sub> -- 57FF<sub>H</sub> (128 Bytes) User Configuration sector (1): The User Configuration sector can store individual device configuration data. It also contains the Lockbyte 3 (to be written to 57FF<sub>H</sub>).
- 5800<sub>H</sub> -- 587F<sub>H</sub> (128 Bytes) Coefficients sector (2): This sector is written during the sensor calibration process and contains calibration coefficients, the unique Sensor ID and Lockbyte 1 (to be written to 587F<sub>H</sub>).
- 5880<sub>H</sub> -- 58BF<sub>H</sub> (64 Bytes) FLASH Configuration sector (3): This sector contains the FLASH driver parameters and other device configuration parameters.
- 58C0<sub>H</sub> -- 58FF<sub>H</sub> (64 Bytes) Reference Cell sector (4): This sector contains the reference cells for FLASH reading.

#### 2.7.2.2.2 FLASH Protection

To protect the FLASH against unauthorized access three FLASH Lockbytes are available.

Note: The Lockbytes are set, if the value in the appropriate FLASH address is programmed to D1<sub>H</sub>. Setting the Lockbyte to 00<sub>H</sub> will result in a unlocked FLASH area. Any other value must not be written to these locations. After programming a Lockbyte, the SP27 has to be reset before the FLASH lock takes effect.

Lockbyte 1 (587F<sub>H</sub>)

This Lockbyte protects the FLASH sectors 2, 3 and 4 against overwriting and erasing. This Lockbyte is programmed at the Infineon production site.

Lockbyte 2 (577F<sub>H</sub>)

This Lockbyte protects the FLASH sector 0 (Code Sector) against overwriting, erasing (except reduced internal production test mode) and read-out to prevent reverse engineering of the application code.

This Lockbyte has to be set at the end of the programming sequence of the Code Sector via the I<sup>2</sup>C Interface (when writing the highest FLASH Line starting at 5760<sub>H</sub>). Once it is set, the available operating modes are reduced according to Figure 4 "Available Operating Modes if Lockbyte 2 is Set" on Page 14.

Lockbyte 3 (57FF<sub>H</sub>)

This Lockbyte protects the FLASH sector 1 (User Configuration Sector) against overwriting and erasing (except reduced internal production test mode).

The Lockbyte can be set either via I<sup>2</sup>C in PROGRAMMING mode in the same programming sequence as Lockbyte 2 is set, or by using a dedicated ROM Library function in NORMAL mode by the application software (see [1]).



#### 2.7.2.3 RAM

The RAM is available as volatile data storage for the application program. Some RAM locations are required by the ROM Library Functions and therefore not freely available for use by the application program. For more details please refer to the ROM Library function guide [1].

The upper 128 bytes of RAM are switched off in POWER DOWN state and lose their contents.

The lower 128 bytes of RAM can be powered during POWER DOWN state. This is selectable using SFR bit CFG2.4[PDLMB].

If not powered in these states, this RAM loses the content, otherwise it can be used as battery buffered storage like the General Purpose Registers (see "General Purpose Registers" on Page 32).

Note: The RAM is not reset at a System Reset or watchdog timeout.

After a Brown Out Reset this feature may be used to possibly recover data.

After Power On Reset the application has to initialize the RAM if needed.

## 3 Special Function Registers

Special Function Registers (SFR) are used to control and monitor the state of the SP27 and its peripherals. The following table shows the naming convention for the SFR descriptions that are used throughout this document

Table 5 Register Naming Convention Wakeup / Reset Value

State	Symbol	Description
Low	0	Register value is 0 <sub>B</sub>
High	1	Register value is 1 <sub>B</sub>
Undefined	X	Register value is undefined
Unchanged	U	Register value is unchanged

**Table 6** provides links within this document to detailed description of the application relevant SFRs. In addition to register names and offset addresses, this table indicates how each SFR behaves after wakeup and reset events. The Wakeup Value column applies in the case of a wakeup event, which includes a watchdog timeout. The Reset Value column applies in the case of a Power On Reset, Brownout Reset or Software Reset event.

Table 6 Registers Overview

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
Microcontroller		1		
ACC	Accumulator	E0 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
В	Register B	F0 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DPH	Data Pointer (high)	83 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DPL	Data Pointer (low)	82 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
PSW	Program Status Word	D0 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
SP	Stack Pointer	81 <sub>H</sub>	07 <sub>H</sub>	07 <sub>H</sub>
General Purpose	Registers <sup>1)</sup>	·		
GPR0	General Purpose Register 0	B8 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR1	General Purpose Register 1	B0 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR2	General Purpose Register 2	A8 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR3	General Purpose Register 3	F1 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR4	General Purpose Register 4	F2 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR5	General Purpose Register 5	F3 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR6	General Purpose Register 6	F5 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR7	General Purpose Register 7	F6 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR8	General Purpose Register 8	F7 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR9	General Purpose Register 9	F9 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRA	General Purpose Register 10	FA <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRB	General Purpose Register 11	FB <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>



**CONFIDENTIAL** 

**Special Function Registers** 

Table 6 Registers Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
GPRC	General Purpose Register 12	FC <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRD	General Purpose Register 13	FD <sub>H</sub>	UU <sub>H</sub>	$XX_H$
GPRE	General Purpose Register 14	FE <sub>H</sub>	UU <sub>H</sub>	$XX_H$
GPRF	General Purpose Register 15	FF <sub>H</sub>	UU <sub>H</sub>	$XX_H$
System Configurati	on Registers		,	
CFG0	Configuration Register 0	F8 <sub>H</sub>	0000U000 <sub>B</sub>	00 <sub>H</sub>
CFG1	Configuration Register 1	E8 <sub>H</sub>	000U000U <sub>B</sub>	00 <sub>H</sub>
CFG2	Configuration Register 2	D8 <sub>H</sub>	000U1000 <sub>B</sub>	18 <sub>H</sub>
DSR	Diagnosis and Status Register	D9 <sub>H</sub>	0XUU00XU <sub>B</sub>	0XXX0000 <sub>B</sub>
System Controller			,	
WUF	Wakeup Flag Register	C0 <sub>H</sub>	XX <sub>H</sub>	00 <sub>H</sub>
WUM	Wakeup Mask Register	C1 <sub>H</sub>	UU <sub>H</sub>	FF <sub>H</sub>
REF	Resume Event Flag Register	D1 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
Interval Timer				
ITPR	Interval Timer Period Register	BC <sub>H</sub>	UU <sub>H</sub>	01 <sub>H</sub>
Interval Timer Prece	ounter / Calibration			
ITPH	Interval Timer Precounter Register (High Byte)	BB <sub>H</sub>	0000UUUU <sub>B</sub>	03 <sub>H</sub>
ITPL	Interval Timer Precounter Register (Low Byte)	BA <sub>H</sub>	UU <sub>H</sub>	E8 <sub>H</sub>
Clock Controller			1	1
DIVIC	Internal Clock Divider	B9 <sub>H</sub>	000000UU <sub>B</sub>	00 <sub>H</sub>
16 Bit CRC (Cyclic	Redundancy Check) Generator/Checker		<u>'</u>	1
CRCC	CRC Control Register	A9 <sub>H</sub>	02 <sub>H</sub>	02 <sub>H</sub>
CRCD	CRC Data Register	AA <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
CRC0	CRC Preload/Result Register 0 (low byte)	AC <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
CRC1	CRC Preload/Result Register 1 (high byte)	$AD_H$	00 <sub>H</sub>	00 <sub>H</sub>
Pseudo Random Nu	umber Generator		1	1
RNGD	Random Number Generator Data Register	$AB_H$	UU <sub>H</sub>	55 <sub>H</sub>
Timer Unit				
TCON	Timer Control Register	88 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
TMOD	Timer Mode Register	89 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
TH0	Timer 0 Register High Byte	8C <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
TL0	Timer 0 Register Low Byte	8A <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
TH1	Timer 1 Register High Byte	8D <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
TL1	Timer 1 Register Low Byte	8B <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
General Purpose In	·			1
P1DIR	IO-Port 1 Direction Register	91 <sub>H</sub>	UU <sub>H</sub>	FF <sub>H</sub>



Table 6 Registers Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
P1IN	IO-Port 1 Data In Register	92 <sub>H</sub>	00000XXX <sub>B</sub>	00000XXX <sub>B</sub>
P1OUT	IO-Port 1 Data Out Register	90 <sub>H</sub>	UU <sub>H</sub>	FF <sub>H</sub>
P1SENS	IO-Port 1 Sensitivity Register	93 <sub>H</sub>	00000UUU <sub>B</sub>	00 <sub>H</sub>
I <sup>2</sup> C Interface				
I2CD	I2C Data Register	9A <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
I2CS	I2C Status Register	9B <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
<b>Debug Special Fu</b>	nction Register	,	'	
DBCH0	Debug Compare Register 0 (high byte)	95 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBCL0	Debug Compare Register 0 (low byte)	94 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBCH1	Debug Compare Register 1 (high byte)	9D <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBCL1	Debug Compare Register 1 (low byte)	9C <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTH0	Debug Target Register 0 (high byte)	97 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTL0	Debug Target Register 0 (low byte)	96 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTH1	Debug Target Register 1 (high byte)	9F <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTL1	Debug Target Register 1 (low byte)	9E <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>

<sup>1)</sup> Reset Value for GRP0 - GPRF is typically undefined (X) except in the case of Software Reset, which leaves the GPR content unchanged (U).

The register is addressed bytewise.

Table 7 Registers Access Types

Mode	Symbol	Description Hardware (HW)	Description Software (SW)
Basic Acces	s Types		
write/read	wr	Register is used as input for the HW	Register is read and writable by SW
read only	r	Register is written by HW	Value written by SW is ignored by HW; that is, SW may write any value to this field without affecting HW behavior
write only	w	Register is written by software and affects hardware behavior with every write by software.	Register is writable by SW. When read, the register does not return the value that has been written previously, but the reset value instead.
UNUSED	-	Register is not used by HW.	Value written by SW is ignored by HW; that is, SW may write any value to this field without affecting HW behavior.
Reserved		Register is used as input for internal HW; Access Type is not documented.	Value must be kept by SW. SW read or write any value to this field affecting HW behavior.
Special Acce	ess Types <sup>1)</sup>		'



## Table 7 Registers Access Types (cont'd)

Mode	Symbol	Description Hardware (HW)	Description Software (SW)
Read self clearing	rc	Register is used as input for the HW, the register will be cleared due to a HW mechanism.	Reading from the register generates a strobe signal for the HW. Register is readable by SW.
Write self clearing	wc	Register is used as input for the HW, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW. Register is writable by SW.

<sup>1)</sup> Optional types

#### 3.1 Microcontroller

The SP27 incorporates an 8051 instruction set compatible microcontroller. It offers an 8-bit data path, several addressing modes (direct, register, register indirect, immediate, index), and accesses the built-in peripherals through SFRs. To handle the sequential nature of PMS applications efficiently, wakeup and resume mechanisms are implemented instead of an interrupt controller.

The microcontroller incorporates the following basic SFRs: Accumulator (ACC), Register B (B) and Program Status Word (PSW) are bit addressable registers used to perform arithmetical and logical operations. The Stack Pointer (SP) and Data Pointer (DPTR) are included to allow basic programming structures. The Data Pointer (DPTR) is determined by SFR DPH and SFR DPL.

SFR PSW holds the status of basic arithmetic operations.

#### **Accumulator**

ACC Accumulator			ffset E0 <sub>H</sub>	Wakeup Va 00 <sub>H</sub>	lue	Reset Value 00 <sub>H</sub>
7						0
		AC	cc			
	I	W	/r			

Field	Bits	Туре	Description
ACC	7:0	wr	Accumulator
			Reset: 00 <sub>H</sub>

#### Register B

B Register B		(	Offset F0 <sub>H</sub>	Wakeup Va 00 <sub>H</sub>	lue	Reset Value 00 <sub>H</sub>
7	I	T		1 1		0
			В			
	l		wr			


Field	Bits	Туре	Description
В	7:0	wr	Register B 7-0 Reset: 00 <sub>H</sub>

#### **Data Pointer (high)**




**CONFIDENTIAL** 

**Special Function Registers** 



Field	Bits	Туре	Description
DPH	7:0	wr	Data Pointer (high) Reset: 00 <sub>H</sub>

#### **Data Pointer (low)**



Field	Bits	Type	Description
DPL	7:0	wr	Data Pointer (low) Reset: 00 <sub>H</sub>



## **Program Status Word**

PSW Program Sta	tus Word			fset 10 <sub>H</sub>	Wakeup Va 00 <sub>H</sub>	lue	Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
CY	AC	F0	R	S	ov	F1	Р	
wr	wr	wr	W	r	wr	wr	r	

Field	Bits	Туре	Description
CY	7	wr	Carry Reset: 0 <sub>H</sub>
AC	6	wr	Auxiliary Carry Carry-out for BCD operations Reset: 0 <sub>H</sub>
F0	5	wr	Flag 0 Available for general purpose use. Reset: 0 <sub>H</sub>
RS	4:3	wr	Register Bank Select  00 <sub>B</sub> Bank 0 (00 <sub>H</sub> - 07 <sub>H</sub> )  01 <sub>B</sub> Bank 1(08 <sub>H</sub> - 0F <sub>H</sub> )  10 <sub>B</sub> Bank 2(10 <sub>H</sub> - 17 <sub>H</sub> )  11 <sub>B</sub> Bank 3(18 <sub>H</sub> - 1F <sub>H</sub> )  Reset: 0 <sub>H</sub>
OV	2	wr	Overflow Reset: 0 <sub>H</sub>
F1	1	wr	Flag 1 Available for general purpose use. Reset: 0 <sub>H</sub>
P	0	r	Parity Set or cleared each instruction cycle to indicate an odd or even number of 1 bits in the accumulator Reset: 0 <sub>H</sub>



CONFIDENTIAL

**Special Function Registers** 

#### **Stack Pointer**


SP	Offset	Wakeup Value	Reset Value
Stack Pointer	81 <sub>H</sub>	07 <sub>H</sub>	07 <sub>H</sub>
7			0
	SP		
	wr		

Field	Bits	Type	Description
SP	7:0	wr	Stack Pointer (SP)
			SP is incremented before data is pushed and decremented after data is popped. SP always points to the last valid stack byte.  Reset: 07 <sub>H</sub>

## 3.2 General Purpose Registers

The SP27 incorporates 16 general purpose registers that can be used by the application to store data beyond a POWER DOWN state period. The GPR Registers are not cleared after a System Reset. After a Power On Reset, the GPR contents will be undefined.

#### General Purpose Register 0



Field	Bits	Туре	Description
GPR0	7:0	wr	General Purpose
			Reset: XX <sub>H</sub>

General Purpose Registers 0 - F are freely available for application program use. GPR0, GPR1, GPR2 are located at Offset Addresses that make them well suited for bit manipulation. Placing bit variables in these GPRs will result in more efficient CPU operation.

Table 8 Register 0 to F<sup>1)</sup>

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
GPR0	General Purpose Register 0	B8 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR1	General Purpose Register 1	B0 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR2	General Purpose Register 2	A8 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR3	General Purpose Register 3	F1 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR4	General Purpose Register 4	F2 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR5	General Purpose Register 5	F3 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR6	General Purpose Register 6	F5 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR7	General Purpose Register 7	F6 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR8	General Purpose Register 8	F7 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPR9	General Purpose Register 9	F9 <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRA	General Purpose Register 10	FA <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRB	General Purpose Register 11	FB <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRC	General Purpose Register 12	FC <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRD	General Purpose Register 13	FD <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>



Table 8 Register 0 to F<sup>1)</sup> (cont'd)

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
GPRE	General Purpose Register 14	FE <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>
GPRF	General Purpose Register 15	FF <sub>H</sub>	UU <sub>H</sub>	XX <sub>H</sub>

<sup>1)</sup> Reset Value for GRP0 - GPRF is typically undefined (X) except in the case of Software Reset, which leaves the GPR content unchanged (U).

## 3.3 System Configuration Registers

The system configuration registers can be used for:

- Initiating state transitions (SFR CFG0)
- Enabling or disabling peripherals (SFR CFG1 and SFR CFG2)
- Monitoring the operation mode, the system state and peripherals (SFR DSR)

#### **Configuration Register 0**

CFG0 Configuration	FG0 Offset Wakeup Value onfiguration Register 0 F8 <sub>H</sub> 0000U000 <sub>B</sub>					Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0
PDWN	Res	IDLE	Res	FTM	Res	UNUSED	Res
wr		wr		wr		-	

Field	Bits	Туре	Description
PDWN	7	wr	Enter POWER DOWN State  If set to 1 by software the POWER DOWN state is entered; This bit is automatically reset to 0 by the system controller after a wakeup. Entering POWER DOWN state is handled by a ROM Library function. It is not recommended to set this bit manually.  Reset: 0 <sub>H</sub>
Res	6	-	Reserved This bit must be set to $0_B$ . Reset: $0_H$
IDLE	5	wr	Enter IDLE State If set to 1 by software the IDLE state is entered; This bit is automatically reset to 0 by the system controller after a resume event occurs.  Reset: 0 <sub>H</sub>
Res	4	-	Reserved This bit must be set to 0 <sub>B</sub> Reset: 0 <sub>H</sub>
FTM	3	wr	Enable Functional Test Mode This mode is used only during internal device testing.  0 <sub>B</sub> FTM disabled 1 <sub>B</sub> FTM enable Reset: 0 <sub>H</sub>
Res	2		Reserved This bit must be set to $0_B$ . Reset: $0_H$
UNUSED	1	-	UNUSED Reset: 0 <sub>H</sub>



## **CONFIDENTIAL**

## **Special Function Registers**

Field	Bits	Туре	Description
Res	0		Reserved
			This bit must be set to 0 <sub>B</sub> .
			Reset: 0 <sub>H</sub>

## **Configuration Register 1**

CFG1 Configuration	on Register 1			ffset E8 <sub>H</sub>	Wakeup Va 000U000U		Reset Value 00 <sub>H</sub>	
7	6	5	4	3	2	1	0	
Res	I2CEN	RNGEN	Res	Res	ITRD	ITINIT	ITEN	
	wr	wc			wr	r	wr	

Field	Bits	Туре	Description
Res	7		Reserved This bit must be set to $0_B$ . Reset: $0_H$
I2CEN	6	wr	I2C Enable  0 <sub>B</sub> Standard I/O Port functionality  1 <sub>B</sub> I2C functionality on Pins PP0/SCL and PP1/SDA  Reset: 0 <sub>H</sub>
RNGEN	5	wc	Random Number Generator Enable  0 <sub>B</sub> Cleared automatically after random number is generated  1 <sub>B</sub> Initiates generation of a new pseudo random number  Reset: 0 <sub>H</sub>
Res	4	-	Reserved This bit must be set to $0_B$ Reset: $0_H$
Res	3		Reserved This bit must be set to $0_B$ . Reset: $0_H$
ITRD	2	Wr	Interval Timer Read Enable To safely read SFR ITPR, this bit should be set to 1 prior to reading ITPR. After the ITPR contents are read, this bit should be checked.  0 <sub>B</sub> SFR ITPR read result is not valid 1 <sub>B</sub> SFR ITPR read result is valid Reset: 0 <sub>H</sub>



Field	Bits	Туре	Description
ITINIT	1	r	Interval Timer Initialization  When the wakeup interval is changed by programming ITPR, ITPL or ITPH with a new value, this bit is set to 1 until the new value has taken effect. The application should not leave RUN state while this bit is 1 otherwise the ITPR setting does not take effect. This bit is automatically cleared after initialization is complete.  O <sub>B</sub> Interval Timer Initialization complete  1 <sub>B</sub> Interval Timer Initialization in progress  Reset: O <sub>H</sub>
ITEN	0	Wſ	Interval Timer Enable Interval Timer is always enabled in NORMAL mode, setting or clearing ITEN bit has no effect.  0 <sub>B</sub> Disable Interval Timer (TEST/DEBUG mode only)  1 <sub>B</sub> Enable Interval Timer Reset: 0 <sub>H</sub>

## **Configuration Register 2**

CFG2 Configuration Register 2				Offset D8 <sub>H</sub>		Wakeup Value 000U1000 <sub>B</sub>		Reset Value 18 <sub>H</sub>	
	7	6	5	4	3	2	1	0	
	UNUSED	I2CGCEN	UNUSED	PDLMB	Res	UNUSED	WDRES	RESET	
	_	wr	_	wr		_	WC.	wc	

Field	Bits	Туре	Description
UNUSED	7	-	UNUSED Reset: 0 <sub>H</sub>
I2CGCEN	6	wr	I2C General Call Enable  0 <sub>B</sub> Disabled  1 <sub>B</sub> Enabled  Reset: 0 <sub>H</sub>
UNUSED	5	-	UNUSED Reset: 0 <sub>H</sub>
PDLMB	4	wr	Lower RAM Memory Block (00 <sub>H</sub> -7F <sub>H</sub> ) Power Control  0 <sub>B</sub> Lower RAM retains power in POWER DOWN state  1 <sub>B</sub> Lower RAM is not powered in POWER DOWN state  Reset: 1 <sub>H</sub>
Res	3		Reserved This bit must be set to 1 <sub>B</sub> . Reset: 1 <sub>H</sub>
UNUSED	2	-	UNUSED Reset: 0 <sub>H</sub>



# **Special Function Registers**

Field	Bits	Type	Description
WDRES	1	wc	Reset Watchdog Counter  0 <sub>B</sub> Cleared automatically after reset of watchdog counter  1 <sub>B</sub> Watchdog counter is reset  Reset: 0 <sub>H</sub>
RESET	0	wc	System Reset  0 <sub>B</sub> Cleared automatically after software reset is performed  1 <sub>B</sub> A software reset is performed  Reset: 0 <sub>H</sub>



# **Diagnosis and Status Register**

DSR Diagnosis ar	nd Status Reg	ister	(	Offset D9 <sub>H</sub>	•		Reset Value 0XXX0000 <sub>B</sub>
7	6	5	4	3	2	1	0
Res	Res	OPMODE		Res		WUPEND	Res
			г			r	_

Field	Bits	Туре	Description
Res	7		
Res	6		Reserved
OPMODE	5:4	r	Operating Mode  00 <sub>B</sub> TEST Mode  01 <sub>B</sub> DEBUG Mode  10 <sub>B</sub> PROGRAMMING Mode  11 <sub>B</sub> NORMAL Mode  Reset: XX <sub>B</sub>
Res	3:2		Reserved These bits must be set to 00 <sub>B</sub> . Reset: 0 <sub>H</sub>
WUPEND	1	r	Wakeup Pending in SFR WUF  0 <sub>B</sub> SFR WUF contents have not changed since the last read  1 <sub>B</sub> SFR WUF contents have changed since the last read  Reset: 0 <sub>H</sub>
Res	0		



## 3.4 System Controller

While the microcontroller controls the SP27 in RUN state, the system controller takes over control in POWER DOWN state and IDLE state.

The system controller handles wakeup / resume events and system resets. It is clocked by the 2kHz RC LP Oscillator.

Difference between System Reset and Wakeup:

- System Reset The digital circuit is reset. Program execution starts at address 0000<sub>H</sub> to perform reset initialization routines (including operation mode selection) and will jump to the FLASH at address 4000<sub>H</sub> to execute the application program.
- Wakeup Only the program counter of the microcontroller and its peripheral units are reset. Program
   Execution starts at address 0000<sub>H</sub> to perform wakeup initialization routines and jumps to the FLASH at 4000<sub>H</sub> to execute the application program.

#### **Wakeup Event Handling**

Whenever a wakeup occurs, the SP27 leaves POWER DOWN state and enters RUN state to execute the application program. This transition can be initiated from various sources. The wakeup source can be identified by reading SFR WUF.

The wakeup sources can be enabled or disabled by setting the appropriate bits in SFR WUM. The bits WDOG and ITIM are always enabled. Setting these bits have no effect in NORMAL/DEBUG modes.

The bits in SFR WUF are cleared upon read (read-clear). If subsequent wakeup source activity is detected, the SFR DSR.WUPEND bit and the corresponding SFR WUF bit(s) will be set. Note that wakeup sources that have a mask bit set (disabled) in SFR WUM will always be cleared (inactive) in SFR WUF.

The SFR WUF is not automatically cleared when entering the POWER DOWN state. For this reason it is a good practice to have the application software read WUF and handle any pending wakeup events before entering POWER DOWN. Otherwise, any flags in SFR WUF will remain marked as pending upon the next device wakeup. Note that only new wakeup source activity, occurring after entering POWER DOWN, will cause a device wakeup to occur.

#### Watchdog Wakeup

A watchdog wakeup occurs after the watchdog timer has elapsed. See "Watchdog Timer" on Page 18 for details about the watchdog timer.

#### **External PP2 Wakeup Event**

I/O Port PP2 can be configured to wakeup the SP27 from POWER DOWN state by an external source.

PP2 has to be configured according to "External Wakeup on PP2" on Page 66 for this feature.

#### **Interval Timer Wakeup Event**

When the Interval Timer elapses, a wakeup event is generated and POWER DOWN state is left. The wakeup can be identified by the application software reading SFR bit WUF.0[ITIM].

The Interval Timer is reloaded automatically with the actual value from SFR ITPR and immediately restarted. The Interval Timer is also counting during RUN state which leads to accurate wakeup intervals even if RUN state periods vary in execution time.

#### Wakeup Flag Register



WUF Wakeup Flag	Register			Offset CO <sub>H</sub>	Wakeup Va XX <sub>H</sub>	lue	Reset Value
7	6	5	4	3	2	1	0
WDOG_FL AG	UNUSED		UNUSED	UN	USED	EXT_FLA G	ITIM FL AG
rc	гс	rc	гс	rc	rc	rc	rc
Field	Bits	Туре	Description				
WDOG_FLAG	7	rc	Watchdog Wak	eup			

Field	Bits	Туре	Description
WDOG_FLAG	7	rc	Watchdog Wakeup Reset: 0 <sub>H</sub>
UNUSED	6	-	Unused Reset: 0 <sub>H</sub>
UNUSED	5	-	Unused Reset: 0 <sub>H</sub>
UNUSED	4	-	Unused Reset: 0 <sub>H</sub>
UNUSED	3	-	Unused Reset: 0 <sub>H</sub>
UNUSED	2	rc	Unused Reset: 0 <sub>H</sub>
EXT_FLAG	1	rc	I/O-Port PP2 External Wakeup Reset: 0 <sub>H</sub>
ITIM_FLAG	0	rc	Interval Timer Wakeup Reset: 0 <sub>H</sub>



# Wakeup Mask Register

WUM Wakeup Mas	k Register			ffset C1 <sub>H</sub>	Wakeup Va UU <sub>H</sub>	lue	Reset Value FF <sub>H</sub>
7	6	5	4	3	2	1	0
WDOG_MA SK	Res	Res	Res	Res	Res	EXT MAS	ITIM MA SK
wr	wr					wr	wr

Field	Bits	Type	Description
WDOG_MASK	7	wr	Disable Watchdog Reset Watchdog is always enabled, setting this bit has no effect in NORMAL/DEBUG modes. Reset: 1 <sub>H</sub>
Res	6	-	Reserved This bit must be set to 1 <sub>B</sub> . Reset: 1 <sub>H</sub>
Res	5	-	Reserved This bit must be set to $1_B$ Reset: $1_H$
Res	4	-	Reserved This bit must be set to 1 <sub>B</sub> Reset: 1 <sub>H</sub>
Res	3	-	Reserved This bit must be set to 1 <sub>B</sub> Reset: 1 <sub>H</sub>
Res	2	-	Reserved This bit must be set to 1 <sub>B</sub> Reset: 1 <sub>H</sub>
EXT_MASK	1	wr	Disable I/O-Port PP2 External Wakeup  0 <sub>B</sub> Enable I/O-Port PP2 wakeup  1 <sub>B</sub> Disable I/O-Port PP2 wakeup  Reset: 1 <sub>H</sub>
ITIM_MASK	0	wr	<b>Disable Interval Timer Wakeup</b> Interval Timer Wakeup is always enabled in NORMAL mode, setting this bit has no effect in NORMAL/DEBUG modes. Reset: 1 <sub>H</sub>



# Resume Event Flag Register

Note: SFR DIVIC must be 00b in order to reliably read SFR REF

nt Flag Regis	ster			Wakeup Value 00 <sub>H</sub>		Reset Value 00 <sub>H</sub>	
6	5	4	3	2	1	0	
SED	READ	UNUSED	UNUSED	UNUSED	UNUSED	RET0	
	rc				-	гс	
Bits	Туре	Description					
	6 SED	SED READO	1 Flag Register 1 SED	6 5 4 3  SED READC UNUSED UNUSED  rc  Bits Type Description	nt Flag Register D1 <sub>H</sub> 00 <sub>H</sub> 6 5 4 3 2  SED READC UNUSED UNUSED UNUSED  rc  Bits Type Description	nt Flag Register D1 <sub>H</sub> 00 <sub>H</sub> 6 5 4 3 2 1  SED READC UNUSED UNUSED UNUSED UNUSED  rc -  Bits Type Description	

Field	Bits	Type	Description
UNUSED	7:6	-	UNUSED
			Reset: 0 <sub>H</sub>
READC	5	rc	A/D Conversion complete
			This bit is for use by ROM Library functions.
			Reset: 0 <sub>H</sub>
UNUSED	4	-	UNUSED
			Reset: 0 <sub>H</sub>
UNUSED	3	-	UNUSED
			Reset: 0 <sub>H</sub>
UNUSED	2	-	UNUSED
			Reset: 0 <sub>H</sub>
UNUSED	1	-	UNUSED
			Reset: 0 <sub>H</sub>
RET0	0	rc	Timer 0 Underflow
			Reset: 0 <sub>H</sub>

## 3.5 Interval Timer




Figure 8 Interval Timer Block Diagram

The Interval Timer is responsible to wakeup the SP27 from the POWER DOWN state after a predefined time interval. It is clocked by the 2kHz RC LP Oscillator and incorporates two dividers:

- Precounter: can be calibrated and represents the timebase; please refer to "Interval Timer Precounter / Calibration" on Page 45
- Postcounter: configures the Interval Timer duration in multiples of the timebase.

The Precounter (ITPH/L) is a 16 bit register with 12 significant bits. The precounter values  $0001_{\rm H}$  up to  $0FFF_{\rm H}$  corresponds to  $1_{\rm dec}$  up to  $4095_{\rm dec}$ . The maximum precounter value  $0000_{\rm H}$  corresponds to  $4096_{\rm D}$ .

To increase the timer accuracy, it is recommended to use a ROM library function which calibrates the precounter dependent on the actual frequency of the 2kHz RC LP Oscillator. See [1] for details.

The Postcounter (ITPR) is an 8 bit register.  $01_{H}$  up to  $FF_{H}$  corresponds to a multiplication of the timebase with  $1_{dec}$  up to  $255_{dec}$ . The maximum postcounter value  $00_{H}$  corresponds to  $256_{D}$ .

The Interval Timer duration is determined by the SFR ITPR. The desired value can be calculated by using the following equation

$$Interval time rperiod[s] = time base[s] \bullet postcounter[ITPR]$$
(1)

$$timebase[s] = \frac{precounter[ITPL/H]}{f_{2kHzRCLPOscillator}\left[\frac{l}{s}\right]}$$
(2)

Writing to the Postcounter (ITPR) establishes the counter reload value.

Reading from the Postcounter (ITPR) returns the counter value, not the counter reload value. The Interval Timer is asynchronous from the CPU, so care must be taken when reading its contents. To safely read the ITPR, the SFR CFG1 ITRd bit should be set to one prior to reading ITPR. After the ITPR contents are read, the SFR CFG1 ITRd bit should be checked: If the ITPR read result is valid, the SFR CFG1 ITRd bit will still be set. If the SFR CFG1 ITRd bit is cleared during ITPR read, the ITPR read result is not valid.



# **Interval Timer Period Register**

ITPR		Offset	Wakeup Value	Reset Value 01 <sub>H</sub>	
Interval Timer Period Reg	gister	$BC_{H}$	UU <sub>H</sub>		
7				0	
, i	'	ITPR	, ,		
1	1	<u> </u>			
		wr			

Field	Bits	Type	Description
ITPR	7:0	wr	Interval Timer Period Register To safely read ITPR, SFR CFG1.2 should be set to 1 prior to reading ITPR. If the ITPR read was successful, SFR CFG1.2 will remain set to 1. Reset: 01 <sub>H</sub>



## 3.6 Interval Timer Precounter / Calibration

The calibration is performed automatically by a ROM library function (see [1]).

#### **Notes**

- 1. SFR ITPL and SFR ITPH can be modified manually for using other (uncalibrated) precounter values than the ones determined by the ROM Library function.
- 2. After writing SFR ITPR, SFR ITPL or SFR ITPH some time is needed to activate the new setting. SFR bit CFG1.1[ITInit] is cleared automatically when the new setting takes effect.
- 3. Reading SFR ITPL or SFR ITPH returns the low byte or the high byte of the Precounter reload value, respectively.


## **Interval Timer Precounter Register (High Byte)**

ITPH Interval Timer Precounter Register (High Byte)				ffset 3B <sub>H</sub>	Wakeup Value 0000UUUU <sub>B</sub>	Reset Value 03 <sub>H</sub>	
1	7	T	I	4	3	T 1	0
UNUSED				ı		ITPH	
-						wr	

Field	Bits	Туре	Description
UNUSED	7:4	-	UNUSED Reset: 0 <sub>H</sub>
ITPH	3:0	wr	Interval Timer Precounter Register (High Byte) Reset: 3 <sub>H</sub>



## **Interval Timer Precounter Register (Low Byte)**



Field	Bits	Туре	Description
ITPL	7:0	wr	Interval Timer Precounter Register (Low Byte); Reset: E8 <sub>H</sub>

#### 3.7 Clock Controller

The Clock Controller for internal clock management is part of the system controller.

In SP27 the microcontroller (CPU) clock source is always based on the 12 MHz RC HF Oscillator (system clock). to provide minimum current consumption. The internal clock divider (SFR DIVIC) may be used to slow down the speed of the microcontroller and to reduce the current consumption further. **Figure 9** shows the clocking scheme for the different SP27 blocks.




Figure 9 SP27 Clock Concept

## 2kHz RC LP Oscillator (Low Power)

The 2 kHz RC LP Oscillator stays active throughout all operating states. The typical oscillator frequency is 2kHz. Characteristics can be found in **Table 30 "2 kHz RC LP Oscillator" on Page 93**.

## 12MHz RC HF Oscillator (High Frequency)

The 12 MHz RC HF Oscillator runs at typical 12 MHz and is used as system clock for the SP27 in RUN state. Characteristics can be found in Table 29 "12 MHz RC HF Oscillator" on Page 93.



## **Internal Clock Divider**

DIVIC Internal Clock Divider	Offset B9 <sub>H</sub>	Wakeup Value 000000UU <sub>B</sub>		Reset Value 00 <sub>H</sub>	
7	T T	T	2	1	0
	UNUSED	ı			DIVIC
	_				wr

Field	Bits	Туре	Description
UNUSED	7:2	-	UNUSED Reset: 00 <sub>H</sub>
DIVIC	1:0	WΓ	SystemClock Divider  00 <sub>B</sub> Duvide by 1  01 <sub>B</sub> Divide by 4  10 <sub>B</sub> Divide by 16  11 <sub>B</sub> Divide by 64  Reset: 0 <sub>H</sub>

## 3.8 16 Bit CRC (Cyclic Redundancy Check) Generator/Checker




Figure 10 CRC (Cyclic Redundancy Check) Generator/Checker

CRC is a powerful method to detect errors in data packets that have been transmitted over a distorted connection. The CRC Generator/Checker divides each byte of a data packet by a polynomial, leaving the remainder which represents the checksum. The CRC-Generator/Checker is using the 16 Bit CCITT polynomial x16+x12+x5+1. The 16 bit start value is determined by the initial contents of SFR CRC0 and SFR CRC1.

### **CRC Generation and Checking**

Figure 11 shows the basic usage of the CRC16.




Figure 11 Example for CRC16 usage

#### Byte aligned CRC Generation

CRC generation is done by executing the following steps:

- The CRC shift register has to be initialized by writing FF<sub>H</sub> (or if desired another start value) to both SFR CRC0 and SFR CRC1.
- The databytes which are to be used for the CRC Generation have to be shifted one after the other into the SFR CRCD. The process of CRC Generation is automatically invoked when data bytes are written to the SFR CRCD.

Note: Processing the data in SFR CRCD takes 3 instruction cycles, therefore the application has to assure that there are no consecutive write instructions without one extra instruction cycle between.

 The resulting checksum is available in the CRC Result Register SFR CRC0 and SFR CRC1 after the last data byte has been processed.

## Byte aligned CRC Checking

CRC checking is done by executing the following steps:

- The CRC shift register has to be initialized by writing FF<sub>H</sub> (or if desired another start value) to both SFR CRC0 and SFR CRC1.
- The databytes which should be checked have to be shifted one after the other into the SFR CRCD. It is
  important that the order (MSB-LSB) is the same as it was during the CRC Generation. In addition to the data
  the CRC16 has to be shifted into SFR CRCD as well (first the high byte then the low byte see also Figure 11).
  The process of CRC Checking is automatically invoked when data bytes are written to the SFR CRCD.

Note: Processing the data in SFR CRCD takes 3 instruction cycles, therefore the application has to assure that there are no consecutive write instructions without one extra instruction cycle between.

Note: One instruction cycle corresponds to 6 system clock cycles.

After the last byte is processed the SFR bit CRCC.1[CRCValid] indicates the correctness of the CRC
calculation after the last data byte has been processed and both - SFR CRC0 and SFR CRC1 are 0.

#### Serial bitstream CRC Generation/Checking

The CRC Generator/Checker features a serial mechanism to perform CRC generation and checking of non bytealigned data streams. In this case SFR bit CRCC.5[CRCSS] and SFR bit CRCC.6[CRCSD] are used instead of SFR CRCD.

The data stream is written bit by bit into SFR bit CRCC.6[CRCSD]. Each bit is processed by setting the flag SFR bit CRCC.5[CRCSS].

The following figure shows an example for the usage of SFR bit CRCC.5[CRCSS] and SFR bit CRCC.6[CRCSD].

Note: No time limitations apply when using serial data, so the software can shift and strobe without any wait states between processing consecutive bits.




Figure 12 Example for serial CRC generation/checking

Datasheet 50 Revision 1.0, 2012-02-07



Note: The serial and byte-aligned generation/checking mechanism is interchangeable within the same generation/checking process.

Example: If a data packet consists of 18 bits, 16 bits can be processed byte-aligned via SFR CRCD and the two remaining bits can be processed bit-aligned by using SFR bit CRCC.5[CRCSS] and SFR bit CRCC.6[CRCSD].

## **CRC Control Register**


CRCC CRC Control	Register			Offset A9 <sub>H</sub>	Wakeup Va 02 <sub>H</sub>	llue	Reset Value 02 <sub>H</sub>
7	6	5	4		2	1	0
UNUSED	CRCSD	CRCSS		UNUSED		CRCVALI D	UNUSED
-	wr	W		-		r	-

Field	Bits	Туре	Description
UNUSED	7	-	UNUSED Reset: 0 <sub>H</sub>
CRCSD	6	wr	CRC Serial Data Reset: 0 <sub>H</sub>
CRCSS	5	w	CRC Serial Data Strobe By setting this bit the data bit from CRCSD is strobed into CRC generator/checker Reset: 0 <sub>H</sub>
UNUSED	4:2	-	UNUSED Reset: 0 <sub>H</sub>
CRCVALID	1	r	CRC Valid This bit is set automatically when all CRC result bits are zero.  0 <sub>B</sub> CRC check failed 1 <sub>B</sub> CRC check successful Reset: 1 <sub>H</sub>
UNUSED	0	-	UNUSED Reset: 0 <sub>H</sub>



**Special Function Registers** 

## **CRC Data Register**



Field	Bits	Туре	Description
CRCD	7:0	w	CRC Data Register Reset: 00 <sub>H</sub>

## **CRC Shift Register 1 (high byte)**

CRC1	Offset	Wakeup Value	Reset Value	
CRC Preload/Result Register 1 (high byte	e) AD <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>	
7	ı		0	
	CRC1			
	wr			

Field	Bits	Туре	Description
CRC1	7:0	wr	CRC Preload/Result Register 1 (high byte) Reset: 00 <sub>H</sub>



# **CRC Shift Register 0 (low byte)**

CRC0 CRC Preload/Result	Register 0 (low byte)	Offset AC <sub>H</sub>	Wakeup Value 00 <sub>H</sub>	Reset Value 00 <sub>H</sub>
7		T	T	0
		CRC0		
		wr		

Field	Bits	Туре	Description
CRC0	7:0	wr	CRC Preload/Result Register 0 (low byte) Reset: 00 <sub>H</sub>

## 3.9 Pseudo Random Number Generator

The SP27 offers a Pseudo Random Number Generator. It consists of a Maximum Length Linear Feedback Shift Register (MLFSR) as built in hardware unit which creates a new pseudo random number everytime SFR bit CFG1.5[RNGEn] is set.




Figure 13 Shift Register Implementation

A user-defined start value (except 00<sub>H</sub>) can be written to SFR RNGD. The default value is 55<sub>H</sub>.

The generation of a new random number is initiated by setting SFR bit CFG1.5[RNGEn]. The random number generation requires one systemclock cycle, thus the application can read the generated number in the next instruction without any extra wait states.

## **Random Number Generator Data Register**

RNGD Random Nui	mber Generator Data Register	Offset AB <sub>H</sub>	Wakeup Value UU <sub>H</sub>	Reset Value 55 <sub>H</sub>
7				0
		RNGD		
		wr		

Field	Bits	Туре	Description
RNGD	7:0	wr	Random Number Generator Data Register
			Reset: 55 <sub>H</sub>

#### 3.10 Timer Unit

The SP27 comprises two independent 16 bit timers which operate as down counters. Different timer modes are available for extended functionality.

#### **Basic Timer Configuration**

Timer 0 and Timer 1 comprise two fully programmable 16-bit timers, which can be used for time measurements as well as generating time delays. The clock source is selectable in order to enlarge the timer runtime. SFR TMOD is used to select the clock source and the desired timer mode.

Setting the SFR bit TCON.0[T0Run] (respectively SFR bit TCON.4[T1Run]) starts Timer 0 (resp. Timer 1). The Timer counts down from the start values SFR TH/L0 (resp. SFR TH/L1) using the selected counter clock (see SFR TMOD) until the timer is elapsed. SFR bit TCON.1[T0Full] (resp. SFR bit TCON.5[T1Full]) is set.

Note: The timer full flag is set when the timer would underflow from  $0000_H ==> FFFFH$ . To count e.g. 10 events with timer 0 SFR TL0 has to be configured to 9H instead of 0AH.

After a timer is elapsed there are two possibilities that can occur (dependant on the selected timer mode):

- Reload: If the selected timer mode uses timer reload, the timer is automatically reloaded and restarted.
- Stop: If the selected timer mode doesn't use timer reload, the timer is stopped and SFR bit TCON.0[T0Run] (resp. SFR bit TCON.4[T1Run]) is cleared.

#### **Timer Modes**

#### Timer mode 0

Comprises:

16 bit timer with reload

The timer unit is configured as one 16 bit reloadable timer.

SFR TL0 and SFR TH0 hold the start value.

When SFR bit TCON.0[T0Run] is set, the timer starts counting down.

SFR bit TCON.1[T0Full] is set when the timer is elapsed.

The timer value is reloaded from SFR TL1 and SFR TH1 and the timer is restarted automatically.

SFR bit TCON.1[T0Full] has to be cleared by the application software. It is not cleared automatically on a read-access.




Figure 14 Timer Mode 0

Note: In this mode both SFR bit TCON.4[T1Run] and SFR bit TCON.5[T1Full] are not used.

**Special Function Registers** 

#### **Timer Mode 1**

#### Comprises:

- · 16 bit timer without reload
- · 8 bit timer with reload

Timer 0 operates as a 16 bit timer with the start value in SFR TL0 and SFR TH0, timer run bit SFR bit TCON.0[T0Run] and timer elapsed indicator SFR bit TCON.1[T0Full].

If the timer is elapsed, it is stopped, SFR bit TCON.1[T0Full] is set and the timer run bit SFR bit TCON.0[T0Run] is cleared.

Timer 1 sets up a reloadable 8 bit timer holding the startup value in SFR TL1, timer reload value in SFR TH1, timer run bit in SFR bit TCON.4[T1Run] and timer elapsed indicator in SFR bit TCON.5[T1Full].




Figure 15 Timer Mode 1

#### **Timer Mode 2**

### Comprises:

- · 8 bit timer with reload
- · 8 bit timer with reload

Timer 0 sets up a reloadable 8 bit timer holding the start value SFR TL0, timer reload value SFR TH0, timer run bit SFR bit TCON.0[T0Run] and timer elapsed indicator SFR bit TCON.1[T0Full].

Timer 1 sets up a reloadable 8 bit timer holding the start value SFR TL1, timer reload value SFR TH1, timer run bit SFR bit TCON.4[T1Run] and timer elapsed indicator SFR bit TCON.5[T1Full].




Figure 16 Timer Mode 2

**Special Function Registers** 

#### **Timer Mode 3**

## Comprises:

- 8 bit timer without reload (1)
- 8 bit timer without reload (2)
- · 8 bit timer with reload

Timer 0 (1) uses SFR TL0 as start value.

Setting SFR bit TCON.0[T0Run] starts the timer.

SFR bit TCON.1[T0Full] is set when the timer is elapsed.


SFR bit TCON.0[T0Run] is cleared automatically when the timer is elapsed.

Timer 0 (2) uses SFR TH0 as start value.

Setting SFR bit TCON.4[T1Run] starts the timer.

SFR bit TCON.5[T1Full] is set when the timer is elapsed.

SFR bit TCON.4[T1Run] is cleared automatically when the timer is elapsed.



57

Figure 17 Timer Mode 3

### Timer mode 4

This time mode is not available for application usage.

**Special Function Registers** 

#### **Timer Mode 5**

## Comprises:

- 8 bit timer with reload
- 16 bit timer without reload

Timer 0 sets up a reloadable 8 bit timer holding the start value in SFR TL0, timer reload value in SFR TH0, timer run bit SFR bit TCON.0[T0Run] and timer elapsed indicator in SFR bit TCON.1[T0Full].

Timer 1 operates as a 16 bit timer with the start value in SFR TL1 and SFR TH1, timer run bit SFR bit TCON.4[T1Run] and timer elapsed indicator SFR bit TCON.5[T1Full]. If the timer is elapsed the timer is stopped, SFR bit TCON.5[T1Full] is set and the timer run bit SFR bit TCON.4[T1Run] is cleared.




Figure 18 Timer Mode 5

**Special Function Registers** 

#### **Timer Mode 6**

## Comprises:

- 16 bit timer without reload
- 16 bit timer without reload

Timer 0 operates as a 16 bit timer with the start value in SFR TL0 and SFR TH0, timer run bit SFR bit TCON.0[T0Run] and timer elapsed indicator SFR bit TCON.1[T0Full].

If the timer is elapsed the timer is stopped, SFR bit TCON.1[T0Full] is set and the timer run bit SFR bit TCON.0[T0Run] is cleared.

Timer 1 operates as a 16 bit timer with the start value in SFR TL1 and SFR TH1, timer run bit SFR bit TCON.4[T1Run] and timer elapsed indicator SFR bit TCON.5[T1Full].

If the timer is elapsed the timer is stopped, SFR bit TCON.5[T1Full] is set and the timer run bit SFR bit TCON.4[T1Run] is cleared.




Figure 19 Timer Mode 6


#### **Timer Mode 7**

This timer mode is not available for application usage. It is used by the ROM library functions for calibration purpose.



## **Timer Mode Register**

TMOD	Offset	Wakeup Value	Reset Value
Timer Mode Register	89 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>



Field	Bits	Type	Description
T1CLK	7:6	wr	Timer 1 Clock Source Select  00 <sub>B</sub> System clock  01 <sub>B</sub> System clock divided by SFR DIVIC and 8  10 <sub>B</sub> 4kHz (2*2kHz LP RC Oscillator)  11 <sub>B</sub> PP2 event count (rising edge)  Reset: 0 <sub>H</sub>
T0CLK	5:4	wr	Timer 0 Clock Source Select  00 <sub>B</sub> System clock  01 <sub>B</sub> System clock divided by SFR DIVIC and 8  10 <sub>B</sub> 4kHz (2*2kHz LP RC Oscillator)  11 <sub>B</sub> Timer 1 underflow event count  Reset: 0 <sub>H</sub>
Res	3	-	Reserved This bit must be set to $0_B$ . Reset: $0_H$
TM	2:0	wr	Timer Mode  000 <sub>B</sub> Mode 0: 16 bit timer w/ reload and no baudrate strobe  001 <sub>B</sub> Mode 1: 16 bit timer w/o reload and 8 bit timer w/ reload  010 <sub>B</sub> Mode 2: two 8 bit timers w/ reload  011 <sub>B</sub> Mode 3: two 8 bit timers w/o reload and 8 bit timer w/ reload  100 <sub>B</sub> Mode 4: Not available for application use  101 <sub>B</sub> Mode 5: 8 bit timer w/ reload and 16 bit timer w/o reload  110 <sub>B</sub> Mode 6: two 16 bit timer w/o reload  111 <sub>B</sub> Mode 7: Not available for application use  Reset: 0 <sub>H</sub>



# **Timer Control Register**

	TCON Timer Contro	ol Register			ffset 88 <sub>H</sub>	Wakeup Va 00 <sub>H</sub>	llue	Reset Value 00 <sub>H</sub>
i	7	6	5	4	3	2	1	0
	UNU	JSED	T1FULL	T1RUN	UNL	JSED	T0FULL	T0RUN
		-	wr	wr		-	wr	wr

Field	Bits	Type	Description			
UNUSED	7:6	-	UNUSED Reset: 0 <sub>H</sub>			
T1FULL	5	wr	<b>Timer 1 Full Flag</b> Set if a Timer 1 underflow has occurred. Reset: 0 <sub>H</sub>			
T1RUN	4	wr	Timer 1 Run  0 <sub>B</sub> Timer 1 is stopped  1 <sub>B</sub> Timer 1 counts downward  Reset: 0 <sub>H</sub>			
UNUSED	3:2	-	UNUSED Reset: 0 <sub>H</sub>			
TOFULL	1	wr	Timer 0 Full Flag Set if a Timer 0 underflow has occurred. Reset: 0 <sub>H</sub>			
T0RUN	0	wr	Timer 0 Run  0 <sub>B</sub> Timer 0 is stopped  1 <sub>B</sub> Timer 0 counts downward  Reset: 0 <sub>H</sub>			



# Timer 0 Register High Byte

TH0 Timer 0 Register High Byte				ffset BC <sub>H</sub>	Wakeup Va 00 <sub>H</sub>	llue	Reset Val	lue )0 <sub>H</sub>	
Г	7			I		I		0	
				TI	10				
_		1		V	/r				

Field	Bits	Туре	Description
TH0	7:0	wr	Timer 0 High Byte Timer 0 [15:8] Reset: 00 <sub>H</sub>

# Timer 0 Register Low Byte

TL0	Offset	Wakeup Value	Reset Value	
Timer 0 Register Low Byte	8A <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>	
7			0	
	TL0		'	
	wr			

Field	Bits	Type	Description
TL0	7:0	wr	Timer 0 Low Byte Timer 0 [7:0] Reset: 00 <sub>H</sub>




## Timer 1 Register High Byte

TH1 Timer 1 Register High Byte				ffset 3D <sub>H</sub>	Wakeup Va 00 <sub>H</sub>	llue	Reset Value $00_{\rm H}$
riiiler i izeţ	gister riigii byt	C	•	Ъ	ООН		ООН
7		T	T	T	T	T	0
	1	I	TI	<b>H1</b>	I	I	I
			V	vr			

Field	Bits	Туре	Description
TH1	7:0	wr	Timer 1 High Byte Timer 1 [15:8] Reset: 00 <sub>H</sub>

## **Timer 1 Register Low Byte**



Field	Bits	Type	Description
TL1	7:0	wr	Timer 1 Low Byte
			Timer 1 [7:0]
			Reset: 00 <sub>H</sub>



## 3.11 General Purpose Input/Output (GPIO)

The SP27 has three GPIO pins that are used for:

- General purpose by the application software
- Dedicated digital peripherals ("Alternative Port Functionality" on Page 66).
- Operating mode selection ("Resets and Operating Mode Selection" on Page 15)
- If configured for general purpose usage, the GPIO pins can be accessed directly by the CPU. All GPIO pins have selectable pull-up and pull-down resistors.

Note: The GPIO pins are configured as input with the pull-up resistor enabled after reset. In POWER DOWN state the GPIOs keep their configuration.

#### **Peripheral Port Configuration**

The following table shows the different possible configurations for the GPIO pins.

The 'x' in the table has to be replaced by either 0,1 or 2 (for PP0, PP1 or PP2).

Table 9 GPIO Port Configuration

P1DIR.x	P1OUT.x	P1SENS.x	I/O	Pull-up/ pull-down	Comment
0	0	-	Output	No	LOW (sink)
0	1	-	Output	No	HIGH (source)
1	0	-	Input	No	high-Z (Tri-State)
1	1	0	Input	Pull-up	Weak-High
1	1	1	Input	Pull-down	Weak-Low

Note: The GPIO pin PP2 can be configured as external wakeup. For the required register settings please refer to "External Wakeup on PP2" on Page 66.

#### **Spike Suppression on Input Pins**

To avoid unstability when reading the GPIO pins, a synchronization stage with a two-stage spike filter is included. Due to the synchronization stage the following conditions might occur:

- Signal duration (T<sub>SIGNAL</sub>) < 1 systemclock<sup>1)</sup> period (1 T<sub>CLK</sub>): Signal is suppressed
- 1 T<sub>CLK</sub> < T<sub>SIGNAL</sub> < 2 T<sub>CLK</sub>: undefined if suppressed or passed
- T<sub>SIGNAL</sub> > 2 T<sub>CLK</sub>: Signal appears in SFR P1IN

**Figure 20** shows examples of different input signals and how they are processed by the the synchronization stage and the spike filter.

Datasheet

<sup>1)</sup> For PP0, PP1 and PP2 the synchronization stage uses the undivided systemclock (SFR DIVIC) as clocksource, so SFR DIVIC has no influence.

The synchronization stage is disabled in POWER DOWN state, so it is not used for an external wakeup (see "External Wakeup on PP2" on Page 66).




Figure 20 Synchronization Stage & Spike Suppression Examples



## **External Wakeup on PP2**

PP2 can be used as an external wakeup source if enabled by the Wakeup-Mask SFR bit WUM.1[EXT1] and configured as input pin by setting SFR bit P1DIR.2[PPD2].

The internal pull-up/pull-down resistor is enabled if SFR bit P1OUT.2[PPO2] is set. SFR bit P1SENS.2[PPS2] selects the sensitivity (high active/low active):

Table 10 External Wakeup Configuration

SFR Settings	Description
SFR bit P1DIR.2[PPD2] = 1 SFR bit P1OUT.2[PPO2]=1 SFR bitP1SENS.2[PPS2] = 0 SFR bit WUM.1[EXT] = 0	PP2 configured as Input, pull-up enabled, Wakeup occurs if PP2 is forced to LOW externally.
SFR bit P1DIR.2[PPD2] = 1 SFR bit P1OUT.2[PPO2] = 1 SFR bitP1SENS.2[PPS2] = 1 SFR bit WUM.1[EXT] = 0	PP2 configured as Input, pull-down enabled, Wakeup occurs if PP2 is forced to HIGH externally.

## **Alternative Port Functionality**

In Table 11, the alternative port functionality which has higher priority than standard I/O port functionality is shown.

Table 11 I/O Port 1 - Alternative Functionality

Pin	Function	I/O	Description			
PP0 I2C-SCL I		I	I2C Serial Clock Line Configured to I2C clock pin if SFR bit CFG1.6 [I2CEN] is set. Weak-High has to be provided by an external pull-up resistor or by the I2C master device.			
	Port Pin I/O	I/O	Standard I/O port functionality			
PP1	P1 I2C-SDA I/O I2 C		I2C Serial Data Configured to I2C data pin if bit CFG1.6 [I2CEN] is set. Weak-High has to be provided either by the internal pull-up resistor, by an external pull-up resistor or by the I2C master device.			
	Port Pin I/O	I/O	Standard I/O port functionality			
PP2	Port Pin I/O	I/O	Standard I/O port functionality / External Wakeup			



# **IO-Port 1 Direction Register**

P1DIR IO-Port 1 Dire	ection Regist	er		Offset 91 <sub>H</sub>	Wakeup Va UU <sub>H</sub>	lue	Reset Value FF <sub>H</sub>
7				3	2	1	0
	1	Res	1	1	PPD2	PPD1	PPD0
	1		1		wr	wr	wr

Field	Bits	Туре	Description
Res	7:3		Reserved These bits must be set to 11111 <sub>B</sub> . Reset: 1F <sub>H</sub>
PPD2	2	wr	PP2 I/O Port Direction  0 <sub>B</sub> Output  1 <sub>B</sub> Input  Reset: 1 <sub>H</sub>
PPD1	1	wr	PP1 I/O Port Direction  0 <sub>B</sub> Output  1 <sub>B</sub> Input  Reset: 1 <sub>H</sub>
PPD0	0	wr	PP0 I/O Port Direction  0 <sub>B</sub> Output  1 <sub>B</sub> Input  Reset: 1 <sub>H</sub>



# IO-Port 1 Data In Register

P1IN IO-Port 1 Dat	a In Register			ffset 92 <sub>H</sub>	Wakeup Va 00000XXX		Reset Value 00000XXX <sub>B</sub>
7				3	2	1	0
	1	UNUSED	1	1	PPI2	PPI1	PPI0
		_		1	r	r	r

Field	Bits	Туре	Description
UNUSED	7:3	-	UNUSED Reset: 00 <sub>H</sub>
PPI2	2	r	PP2 I/O-Port Input Data  0 <sub>B</sub> LOW Level  1 <sub>B</sub> HIGH Level  Reset: X <sub>B</sub>
PPI1	1	r	PP1 I/O-Port Input Data  0 <sub>B</sub> LOW Level  1 <sub>B</sub> HIGH Level  Reset: X <sub>B</sub>
PPI0	0	r	PP0 I/O-Port Input Data  0 <sub>B</sub> LOW Level  1 <sub>B</sub> HIGH Level  Reset: X <sub>B</sub>



## **IO-Port 1 Data Out Register**

P10UT			Offset		Wakeup Value		Reset Value	
IO-Port 1 Data Out Register			90 <sub>H</sub>	UU <sub>H</sub>		FF <sub>H</sub>		
7			3	2	1	0	_	
	Res	1		PPO2	PPO1	PPO0		
				wr	wr	wr		

Field	Bits	Type	Description
Res	7:3		Reserved These bits must be set to 11111 <sub>B</sub> . Reset: 1F <sub>H</sub>
PPO2	2	wr	PP2 I/O-Port Output Data / Pulling Resistor  When SFR P1DIR.PPD2 is clear (output), then PPO2 defines the output port state.  When SFR P1DIR.PPD2 is set (input), then PPO2 controls the input pulling resistor.  O <sub>B</sub> Output low / Tristate  1 <sub>B</sub> Output high / Pulling Resistor enabled  Reset: 1 <sub>H</sub>
PPO1	1	Wr	PP1 I/O-Port Output Data / Pulling Resistor When SFR P1DIR.PPD1 is clear (output), then PPO1 defines the output port state. When SFR P1DIR.PPD1 is set (input), then PPO1 controls the input pulling resistor.  0 <sub>B</sub> Output low / Tristate 1 <sub>B</sub> Output high / Pulling Resistor enabled Reset: 1 <sub>H</sub>
PPO0	0	wr	PP0 I/O-Port Output Data / Pulling Resistor When SFR P1DIR.PPD0 is clear (output), then PPO0 defines the output port state. When SFR P1DIR.PPD0 is set (input), then PPO0 controls the input pulling resistor.  O <sub>B</sub> Output low / Tristate 1 <sub>B</sub> Output high / Pulling Resistor enabled Reset: 1 <sub>H</sub>



# **IO-Port 1 Sensitivity Register**

P1SENS IO-Port 1 Sensit	ivity Register	Offset 93 <sub>H</sub>	Wakeup Value 00000UUU <sub>B</sub>		Reset Value 00 <sub>H</sub>	
7		3	2	1	0	
	UNUSED		PPS2	PPS1	PPS0	
	-	1	wr	wr	wr	

Field	Bits	Туре	Description
UNUSED	7:3	-	UNUSED Reset: 00 <sub>H</sub>
PPS2	2	wr	PP2 I/O-Port Sensitivity Only applies when SFR P1DIR.PPD2 is set (input) and SFR P1OUT.PPO2 is set (enable pulling).  0 <sub>B</sub> Pull-up Resistor 1 <sub>B</sub> Pull down Resistor Reset: 0 <sub>H</sub>
PPS1	1	wr	PP1 I/O-Port Sensitivity Only applies when SFR P1DIR.PPD1 is set (input) and SFR P1OUT.PPO1 is set (enable pulling).  0 <sub>B</sub> Pull-up Resistor 1 <sub>B</sub> Pull down Resistor Reset: 0 <sub>H</sub>
PPS0	0	wr	PP0 I/O-Port Sensitivity Only applies when SFR P1DIR.PPD0 is set (input) and SFR P1OUT.PPO0 is set (enable pulling).  0 <sub>B</sub> Pull-up Resistor 1 <sub>B</sub> Pull down Resistor Reset: 0 <sub>H</sub>



## 3.12 I<sup>2</sup>C Interface

For communication between a host and the SP27 a I2C slave interface is implemented.

- PP1 is used as serial data line (SDA)
- PP0 is used as serial clock line (SCL)
- SP27 responds to I<sup>2</sup>C Address 6C<sub>H</sub> or a general call (if enabled) by addressing slave address 00<sub>H</sub>. General
  call can be enabled by setting SFR bit CFG2.6[I2CGCEN].
- The data transfer rate is specified in "I<sup>2</sup>C Interface" on Page 98.

Note: In PROGRAMMING mode and DEBUG mode the I<sup>2</sup>C Interface is handled by the mode handlers located in the ROM automatically. Manual access to those registers is only required if the I<sup>2</sup>C Interface is utilized in NORMAL mode

#### Using the slave I<sup>2</sup>C interface in NORMAL mode

To enable the I2C interface the SFR bit CFG1.6[I2CEN] has to be set. Once the I2C interface has been enabled, the SP27 waits for a start condition to occur.

After the SP27 has received a start condition, the following received 8 bits are compared to the device address. If the address matches, the hardware automatically generates an acknowledge, sets SFR bit I2CS.7[AM] and configures SFR bit I2CS.3[RNW] according to the received address which determines if the I<sup>2</sup>C access is read or write.

Dependant on SFR bit I2CS.3[RNW] the following two actions has to be performed by the application software:

#### (SFR bit I2CS.3[RnW] == 0) - Receive I2C-data

- If SFR bit I2CS.0[RBF] is set, one byte has been received and can be read by the application software via
   SFR I2CD
  - Each byte is acknowledged automatically as long as no receive buffer overflow (SFR bit I2CS.5[OV]) occurs.
- If SFR bit I2CS.4[S] is set, a stop condition has occurred; the transmission was closed by the I<sup>2</sup>C master device
- If SFR bit I2CS.7[AM] is set, a restart condition has been initiated. In case of a write access (SFR bit I2CS.3[RNW] == 1) a branch to the transmit subroutine has to be performed.

## (SFR bit I2CS.3[RnW] == 1) - Transmit $I^2$ C-data


- Data to be transmitted has to be written to SFR I2CD.
   SFR bit I2CS.1[TBF] cleared when the data written to SFR I2CD is taken over by the shift-register. If the I<sup>2</sup>C master device requests more data bytes it creates an acknowledge (SFR bit I2CS.2[RACK]) and subsequently new data may be written to SFR I2CD. If no data is provided, the I<sup>2</sup>C-interface automatically sets line SCL to low until data is written to SFR I2CD (slave device gains access over the I<sup>2</sup>C clock line).
- If SFR bit I2CS.4[S] is set, the transmission process has been terminated by the I<sup>2</sup>C master device and the transmission subroutine can be left.

To control I<sup>2</sup>C slave interface the following registers are implemented:



**Special Function Registers** 

## **I2C Data Register**



Field	Bits	Туре	Description
I2CD	7:0	wr	I2C Data Register Reset: 00 <sub>H</sub>

## **I2C Status Register**

	2CS 2C Status R	egister			Offset 9B <sub>H</sub>		Wakeup Value 00 <sub>H</sub>	
	7	6	5	4	3	2	1	0
	AM	UNUSED	OV	s	RNW	RACK	TBF	RBF
_	rc	-	rc	rc	r	r	r	r

Field	Bits	Type	Description
AM	7	rc	I2C Address Match This bit will be set when the device address or general call matches with received address byte. It is automatically cleared by hardware after I2CS is read.  Reset: 0 <sub>H</sub>
UNUSED	6	-	UNUSED Reset: 0 <sub>H</sub>
OV	5	rc	I2C Overflow This bit will be set when a received byte is not read out before a new byte is received. In this case the old byte value is kept, the new byte is rejected. Overflow also occurs if a new byte is written to register I2CD prior to transmitting the previous byte. In this case the old byte value is overwritten with the new byte. This bit is automatically cleared by hardware after I2CS is read.  Reset: 0 <sub>H</sub>



# **Special Function Registers**

Field	Bits	Type	Description
S	4	rc	I2C Stop Condition This bit will be set when a stop condition is detected. It is automatically cleared by hardware after I2CS is read. Reset: 0 <sub>H</sub>
RNW	3	r	I2C Read/Write Information  RnW reflects the state of the Read/Write bit received within the I2C address byte.  0 <sub>B</sub> I2C Write Command  1 <sub>B</sub> I2C Read Command  Reset: 0 <sub>H</sub>
RACK	2	r	I2C Acknowledge  0 <sub>B</sub> Not acknowledged  1 <sub>B</sub> Acknowledged  Reset: 0 <sub>H</sub>
TBF	1	r	I2C Transmit Buffer Full Bit is automatically cleared after the data byte is transferred to the shift register.  0 <sub>B</sub> Ready to accept new byte 1 <sub>B</sub> Byte transmission is pending Reset: 0 <sub>H</sub>
RBF	0	r	I2C Receive Buffer Full Bit is automatically cleared by hardware after I2CD is read.  0 <sub>B</sub> No new received data  1 <sub>B</sub> Received data byte is available Reset: 0 <sub>H</sub>



#### **CONFIDENTIAL**

### 3.12.1 Programming mode Operation

In PROGRAMMING mode the SP27 is only accessible via the I<sup>2</sup>C Interface.

The device is operating using the internal 12 MHz RC HF Oscillator.

If started up in PROGRAMMING mode (see "Resets and Operating Mode Selection" on Page 15), the SP27 waits until an I<sup>2</sup>C commands is received.




Figure 21 PROGRAMMING Mode State Diagram

Note: To avoid programming failures all PROGRAMMING mode commands are protected by a 16 bit CRC at the end of each command ("16 Bit CRC (Cyclic Redundancy Check) Generator/Checker" on Page 49 shows details about the used CRC polynomial).

The checksum has to be calculated over all bytes in the command excluding the SP27 I<sup>2</sup>C device address.

#### **PROGRAMMING Mode Commands**

- "FLASH Write Line" on Page 75
- "FLASH Erase" on Page 75
- "FLASH Check Erase Status" on Page 76
- "FLASH Read Line" on Page 77
- "Read Status" on Page 78
- "FLASH Check CRC" on Page 79
- "FLASH Set User Configuration Sector Lock" on Page 79
- "Measure Pressure" on Page 80
- "Measure Temperature" on Page 82

Figure 22 shows the nomenclature for the I2C commands.

from master to slave	S start condition	nA	not acknowledge
from slave to master	P stop condition	A	acknowledge
SR repeated start conditionmay be	e replaced by StopStart condition	1	

Figure 22 I<sup>2</sup>C Legend - PROGRAMMING Mode



#### 3.12.1.1 FLASH Write Line

The FLASH Write Line command writes 32 bytes to the FLASH. The start address has to be a multiple of 20<sub>H</sub>. This command should only be used if the FLASH line is fully erased. If an already programmed FLASH line gets overwritten (without being erased before) the resulting data is undefined.

Note: After the Stop condition (P) is received the data is programmed into the FLASH. During the programming time incoming I<sup>2</sup>C commands are not acknowledged. This programming time is specified in **Table 34**.



Figure 23 FLASH Write Line I2C Command

Table 12 FLASH Write Line Parameters

Parameter	Description
AdrHi	High Byte of FLASH start address
AdrLo	Low Byte of FLASH start address Must be a multiple of 20 <sub>H</sub>
Data0 - Data 31	32 Databytes that shall be written to the FLASH line indicated with AdrHi&AdrLo
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16

#### 3.12.1.2 FLASH Erase

The FLASH Erase command erases the individual sectors of the FLASH.

Note: After the Stop condition (P) is received the selected FLASH sectors are being erased. During the erase time incoming I<sup>2</sup>C commands are not acknowledged. This erase time is specified in **Table 34**.




Figure 24 FLASH Erase Command

Table 13 FLASH Erase Parameters

Parameter	Description
Sect	Selects which sectors to erase
	Note: Set individual bits to '1' to erase or to '0' to NOT erase
	Bit7:2 protected FLASH area -don't care
	Bit1 FLASH User Configuration Sector
	Bit0 FLASH Code Sector
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16



#### 3.12.1.3 FLASH Check Erase Status

This function returns the status of the selected FLASH sector(s).

Note: After the first Stop condition (P) is received the selected FLASH sectors are checked. During this time incoming I<sup>2</sup>C commands are not acknowledged.




Figure 25 FLASH Check Erase Status Command

Table 14 FLASH Check Erase Parameters

Parameter	Description
Sect	Selects which sectors to erase
	Note: Set individual bits to '1' to check or to '0' to NOT check.
	Bit7:2 protected FLASH area -don't care
	Bit1 FLASH User Configuration Sector
	Bit0 FLASH Code Sector
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16

Table 15 FLASH Check Erase Return values

Parameter	Description
Status	Returns the Status of the Check
	Note: '0' means Sector is erased or unchecked '1' means that at least one bit is not erased in the checked Sector.
	Bit7:2 protected FLASH area -don't care
	Bit1 FLASH User Configuration Sector
	Bit0 FLASH Code Sector
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16



### 3.12.1.4 FLASH Read Line

The contents of the FLASH memory can be read out using the following command.




Figure 26 FLASH Read Line Command

#### Table 16 FLASH Read Line Parameters

Parameter	Description
AdrHi	High Byte of FLASH start address
AdrLo	Low Byte of FLASH start address Must be a multiple of 20 <sub>H</sub>

#### Table 17 FLASH Read Line Return values

Parameter	Description
Data0 - Data 31	32 Databytes Read from FLASH starting at address AdrHi&AdrLo
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16



#### 3.12.1.5 Read Status

This function is intended to read out the status of previous  $I^2C$  commands. It can be called whenever desired to verify if errors occurred since the last Read Status call.




Figure 27 FLASH Read Status Command

Table 18 FLASH Read Status Return values

Parameter	Description
Status	Status byte Bit7:4 CmdCnt Counter indicating the number of executed commands since first detected error Note: 0000b = no error occurred since the last call
	0001b = 1 command 1111b = 15 commands or more
	Bit3:2 ErrCntInvCmdL Counter of erroneous events since last call  Note: 00b = no error  01b = one error  10b = two errors
	11b = three or more errors  Bit1 InvCmdL Flag indicating if there was a invalid command or execution failure since the last call.  Note: 0b = no failure found  1b = failure found
	Bit0 CRCFail CRC Failure detected since the last call  Note: 0b = no CRC Error detected since the last call  1b = one or more CRC Error detected since last call
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16



#### 3.12.1.6 FLASH Check CRC

This function performs a CRC check on the locked FLASH Code sector. The CRC-Generator/Checker is using the 16 bit CCITT polynomial x16+x12+x5+1 with a preload value of FFFF<sub>H</sub>. The resulting CRC checksum (CRCHi, CRCLo) is compared with value stored at the FLASH addresses  $577D_H$  and  $577E_H$  in the FLASH Code sector. For this function to operate correctly the CRC of the entire code sector, including memory locations otherwise unused by the application software, must be considered.




Figure 28 FLASH Check CRC

Table 19 FLASH Check CRC Return values

Parameter	Description
Status	Status Byte Returns the pass/fail information of the FLASH Check CRC
	Note: $00_H$ = CRC Check passed, no ECC error detected $FF_H$ = CRC Check failed $FE_H$ = CRC Check passed, but ECC error detected (correctable error)
CRCHi	High Byte of calculated CRC16 (not the CRCH Byte stored in the FLASH address 577D <sub>H</sub> )
CRCLo	Low Byte of calculated CRC16 (not the CRCL Byte stored in the FLASH address 577E <sub>H</sub> )
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16

#### 3.12.1.7 FLASH Set User Configuration Sector Lock

This command may be issued in order to lock the User Configuration Sector from any further writing or reading. This command causes Lockbyte 3 to become set. The structure for this command is as follows:




Figure 29 FLASH Set User Configuration Sector Lock



#### 3.12.1.8 Measure Pressure

This function performs a pressure sensor measurement.

The result can either:

- · Compensated for sensitivity, offset and temperature
- Output as raw value without performing the compensation

The function can measure up to 64 samples with a specified sample rate and can average them in order to compensate for noise.




Figure 30 Measure Pressure

**Table 20 Measure Pressure Parameters** 

Parameter	Description
ConfigH	Config Parameters Bit7:1 Reserved, it should be set to 0 <sub>B</sub> Bit0: Selects the source of raw temperature data for compensation
	Note: $0_B$ = Perform new raw temperature measurement $1_B$ = Use raw temperature data from previous measurement
ConfigL	Config Parameters Bit7 Select Pressure Measurement, set to 1 <sub>B</sub> Bit6 Defines if the RAW ADC result is compensated  Note: 0 <sub>B</sub> = temperature compensation is performed. Returns Compensated & RAW value
	$1_B$ = no compensation is performed. Returns only RAW value
	Bit5:3 Reserved, should set to $0_{\rm B}$ Bit2:0 Number of ADC measurements that are taken and averaged
	Note: 000b = 1 Samples (default) 001b = 2 Samples 010b = 4 Samples 011b = 8 Samples 100b = 16 Samples 101b = 32 Samples 110b = 64 Samples 111b = 64 Samples
S-Rate	Bit7:0 Number of systemclock cycles divided by 8 between two consecutive samples (only applicable if more than one sample is taken and averaged)
	Note: $00_H$ = No delay (fastest possible samplerate) $01_{H^-}.4F_H$ = Not allowed $50_{H^-}.FF_H$ = 1/samplerate (samplerate in systemclocks divided by 8)
CRCH	High Byte of CRC16
CRCL	Low Byte of CRC16



# Table 21 Measure Pressure Return Values

Tubio 21 misusuro i 1000 aro i 10		
Parameter	Description	
Status	Status Byte	
	Bit7 Reserved	
	Bit6 Reserved	
	Bit5 Reserved	
	Bit4 Reserved	
	Bit3 Reserved	
	Bit2 Sensor Fault Wire Bond Check	
	Note: 0 <sub>B</sub> = Wire Bond Check successful	
	1 <sub>B</sub> = Wire Bond Check Failed	
	Bit1 Overflow of ADC Result	
	Note: $0_B$ = No overflow of the ADC Result	
	1 <sub>B</sub> = Overflow of the ADC Result	
	Bit0 Underflow of the ADC Result	
	Note: $0_B$ = No underflow of the ADC Result	
	$1_B$ = underflow of the ADC Result	
Data0	Compensated Pressure High Byte	
Data1	Compensated Pressure Low Byte	
Data2	RAW Pressure High Byte	
Data3	RAW Pressure Low Byte	
Data4	RAW Temperature High Byte	
Data5	RAW Temperature Low Byte	
CRCH	High Byte of CRC16	
CRCL	Low Byte of CRC16	



# 3.12.1.9 Measure Temperature

This function performs a temperature measurement. The result is compensated for sensitivity and offset.




Figure 31 Measure Temperature

Table 22 Measure Temperature Return values

Parameter	Description						
Status	Status Byte						
	Bit7 Reserved						
	Bit6 Reserved						
	Bit5 Reserved						
	Bit4 Reserved						
	Bit3 Reserved						
	Bit2 Reserved						
	Bit1 Overflow of ADC Result						
	Note: 0b = No overflow of the ADC Result						
	1b = Overflow of the ADC Result						
	Bit0 Underflow of ADC Result						
	Note: 0b = No underflow of the ADC Result						
	1b = Underflow of the ADC Result						
Data0	Compensated Temperature High Byte						
Data1	Compensated Temperature Low Byte						
Data2	RAW Temperature High Byte						
Data3	RAW Temperature Low Byte						
CRCH	High Byte of CRC16						
CRCL	Low Byte of CRC16						



## 3.12.2 DEBUG Mode Operation

Note: DEBUG mode operation is automatically handled by the development environment provided by Infineon.

Manual changes of the SFRs (see Table 23) and/or usage of the Debugger Commands (see "Debugger Commands" on Page 84) by other tools may result in undefined operation.

# 3.12.2.1 Debug Special Function Register

The SP27 incorporates 8 debug registers that are cleared after Wakeup and Reset.

#### **CPU Debug Compare Register 0 (high)**

DBCH0		Offset	Wakeup Value	Reset Value		
CPU Debug Compare Register 0 (high)		95 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>		
7				0		
	I I	DD OLLO	1 1	'		
		DBCH0				
		wr				

Field	Bits	Туре	Description
DBCH0	7:0	wr	CPU Debug Compare Register 0 (high) Reset: 00 <sub>H</sub>

Table 23 DEBUG mode SFRs

Register Short Name	Register Long Name	Offset Address	Wakeup Value	Reset Value
DBCH0	Debug Compare Register 0 (highbyte)	95 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBCL0	Debug Compare Register 0 (lowbyte)	94 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBCH1	Debug Compare Register 1 (highbyte)	9D <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBCL1	Debug Compare Register 1(lowbyte)	9C <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTH0	Debug Target Register 0 (highbyte)	97 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTL0	Debug Target Register 0 (lowbyte)	96 <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTH1	Debug Target Register 1 (highbyte)	9F <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>
DBTL1	Debug Target Register 1 (lowbyte)	9E <sub>H</sub>	00 <sub>H</sub>	00 <sub>H</sub>



**CONFIDENTIAL** 

#### 3.12.2.2 Debugging Functionality

During program execution the Program Counter (PC) of the microcontroller is continuously compared with the contents of the DBCHx + DBCLx registers.

In case of a match the PC is automatically set to the address given in DBTHx + DBTLx to handle exceptions (e.g. breakpoints).

The debugger consists of a debug handler and a single stepper. The debug handler processes the I2C communication and debug command interpretation. The debug commands SetSFR, ReadSFR, SetMemory, ReadMemory and SetPC, ReadPC are executed directly by the debug handler. The debug commands Single Step, Run Interruptible and Run to next Breakpoint are executed by the single stepper.

#### 3.12.2.3 Debugger Commands

The following figure shows the I<sup>2</sup>C nomenclature for the commands.

from master to slave	S start condition	nA	not acknowledge						
from slave to master	P stop condition	Α	acknowledge						
SR repeated start conditionmay be replaced by StopStart condition									

Figure 32 I<sup>2</sup>C Legend - DEBUG Mode

## 3.12.2.3.1 SetSFR - Set an SFR to a User-defined Value



Figure 33 DEBUG SetSFR Command

Addr: represents the address of the SFR to be set.

Data: this value has to be put into the SFR address specified by Addr.

### 3.12.2.3.2 ReadSFR - Read the Value of One SFR



Figure 34 DEBUG ReadSFR Command

Addr: represents the address of the SFR to be read.

Data: this value was read on the SFR address specified by Addr.



### 3.12.2.3.3 SetMemory - Set one Byte in RAM to a User-defined Value

S 0x6C A 0x06 A Adr A Data A P

Figure 35 DEBUG SetMemory Command

Addr: represents the address of the internal data memory to be set.

Data: this value that has to be written into the internal data memory byte specified by Addr.

# 3.12.2.3.4 ReadMemory - Read One Byte of the RAM



Figure 36 DEBUG ReadMemory Command

Addr: represents the address of the Internal data memory location to be read.

Data: this value was read from the internal data memory address specified by Addr.

### 3.12.2.3.5 SetPC - Set the Program Counter to a user-defined value



Figure 37 DEBUG SetPC Command

AdrHi: MSB of the new Program Counter. AdrLo: LSB of the new Program Counter.

#### 3.12.2.3.6 ReadPC - Read the Program Counter



Figure 38 DEBUG ReadPC Command

PCHi: MSB of the Program Counter. PCLo: LSB of the Program Counter.

### 3.12.2.3.7 SingleStep

Execute one Opcode Instruction and return to the debug handler.




Figure 39 DEBUG SingleStep Command



# 3.12.2.3.8 Run Interruptible

The function executes consecutive single steps until any I<sup>2</sup>C command is received on the bus. Compared to running the program in real-time this function has a slower execution speed by a factor of roughly 1/50, thus it cannot be used for debugging time critical application code.




Figure 40 DEBUG Run Interruptible Command

### 3.12.2.3.9 Run to Next Breakpoint

The debugged program is executed without single steps in real-time. This enables debugging of runtime critical functions like RF transmission or LF data receiving. The execution is stopped when the PC matches one of the two hardware breakpoints. The second Breakpoint (Register 1) can be set if required using the SetSFR command. *Note: If none of these breakpoints is hit the communication to the debugger is lost.* 




Figure 41 DEBUG Run to Next Breakpoint Command

BPHi: MSByte of the Breakpoint Register 0. BPLo: LSByte of the Breakpoint Register 0.



**Specification** 

# 4 Specification

# 4.1 Absolute Maximum Ratings

Table 24 Absolute Maximum Ratings

Parameter	Symbol	Values			Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Max. Supply Voltage	$V_{ccmax}$	-0.3	_	+4.0	V		•	
Operating Temperature	$T_{\rm j}$	-40	_	+150	°C	Max 24 hrs accumulated over lifetime between 125°C and 150°C. Device powered V <sub>CC</sub> =3.6 V		1.2
		-55		-40	°C	Temperature measurement, operation of interval timer	•	1.3
Operating temperature (transient)	$T_{trans}$	+150	_	+175	°C	Max 3 min., 10 times over lifetime device powered V <sub>CC</sub> =3.6 V	-	1.4
Storage temperature	$T_{ m storage}$	-40°C	_	+150	°C	Max 1000 hours accumulated over lifetime between 125°C and 150°C. Device not powered		1.5
ESD robustness HBM	$V_{\rm ESD,HBM}$		-	5000	V	All pins According to EIA/JESD22-A114-B		1.6
ESD robustness CDM	$V_{\rm ESD,CDM}$		-	500	V	All pins (According to ESDA STM 5.3.1)		1.7
			_	750	V	Corner pins (According to ESDA STM 5.3.1)		1.8
Latch up	$I_{LU}$	-100	_	+100	mA	AEC-Q100 (transient current)		1.9
Input voltage	$V_{\mathrm{In,Digital}}$	-0,3	_	V <sub>CC</sub> + 0,3	V	Pin PP0, PP1, PP2		1.10
Input and Output current (digital I/O pins)	$I_{IO,Digital}$	-	_	4	mA	Pin PP0, PP1, PP2	•	1.13
Input Pressure range	$p_{In}$	0	_	2000	kPa	_	-	1.15
		2000	-	2500	kPa	Max. 2 sec. 5 times over lifetime		1.16



Attention: Stresses above the max. values listed here may cause permanent damage to the device.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.



# 4.2 Operating Range

The following operating conditions must not be exceeded in order to ensure correct operation of the SP27.

All parameters specified in the following sections refer to these operating conditions unless otherwise mentioned.

Table 25 Operating Range

Parameter	Symbol		Values			Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Supply Voltage	Vcc1	2.1	_	3.6	V	Measurement of pressure or temperature.		2.9
	Vcc2	1.9	_	3.6	V	Microcontroller, FLASH reading		2.10
Ambient Temperature	$T_{\text{Operating}}$	-40	_	125	°C	Normal Operation	-	2.11
	$T_{Flash}$	0	_	60	°C	FLASH programming/erasing	•	2.12



#### 4.3 Characteristics

Product characteristics involve the spread of values within the specified voltage and ambient temperature range.

Supply voltage: Vcc = 3.3 V, unless otherwise specified

Ambient temperature: Tamb = -40°C ... +125°C, unless otherwise specified

### 4.3.1 Pressure Sensor (1300kPa variant)

Table 26 Pressure Sensor (1300 kPa variant)<sup>1)</sup>, V<sub>cc</sub> = 3.3 V

Parameter	Symbol		Value	S	Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Minimum Input Pressure	$p_{in, min}$	_	_	100	kPa	T= -40125°C		4.1
Maximum Input Pressure <sup>2)</sup>	$p_{in,\ max}$	1300	_	-	kPa	T= -40125°C		4.2
Input Pressure Range	P <sub>in,100-500</sub>	100	_	500	kPa	T= -40125°C		4.3
Measurement Error	p <sub>Error,100-500</sub>	-21	_	+21	kPa	T= 2580°C		4.4
		-46	_	+46	kPa	T= -40125°C		4.5
Input Pressure Range	P <sub>in,500-1300</sub>	500	_	1300	kPa	T= -40125°C		4.8
Measurement Error	p <sub>Error,500-1300</sub>	-31	_	+31	kPa	T= 2580°C		4.9
		-60	_	+60	kPa	T= -40125°C		4.10
RAW LSB resolution	$p_{LSB,RAW}$	0.9	_	2.0	kPa	T= -40°C		4.19
		1.12	_	2.3	kPa	T= 25°C		4.20
		1.3	_	2.75	kPa	T= 125°C		4.21
Pressure Measurement Stability Range	$p_{sta}$	-4.7		4.7	kPa	Minimum 95% of the measurements		4.22

<sup>1)</sup> This table is based on the average of 2 ADC samples

<sup>2)</sup> The maximum input pressure is equal or greater than 1300 kPa for +40°C< T < 125°C. For -40°C < T < + 40°C, the maximum input pressure is allowed to decrease below 1300 kPa but shall respect the following law: Pin max >= 1300kPa + 4.15 \* (T - 40°C)

# 4.3.2 Temperature Sensor

Table 27 Temperature Sensor<sup>1)</sup>,  $V_{CC} = 3.3 \text{ V}$ 

Parameter	Symbol		Values			Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Measurement Error	$T_{Error}$	-3	_	+3	°C	T= -2070°C		6.1
		-5	_	+5	°C	T= -4020°C T= 70125°C		6.2
Temperature Measurement Stability Range	$T_{sta}$	-1		+1	°C	Minimum 95% of the measurements	•	6.3

<sup>1)</sup> This table is based on the average of 2 ADC samples



Specification

# 4.3.3 Supply Currents

**Table 28** Supply Currents

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
POWER DOWN	$I_{\rm PD,3.0V,25^{\circ}C}$	_	_	700	nA	V <sub>CC</sub> = 3.0 V, T= 25°C		8.13
current RAM lower memory block powered down SFR CFG2.PDLMB:1 <sub>h</sub>	I <sub>PD,3.0V,90°C</sub>	_	_	3.5	μΑ	V <sub>CC</sub> = 3.0 V, T= 90°C		8.14
	I <sub>PD,3.0V,125°C</sub>	_	_	19.5	μA	V <sub>CC</sub> = 3.0 V, T= 125°C		8.15
POWER DOWN current RAM lower memory block kept powered	$I_{\mathrm{PD\_RAMen,3.0}}$ v,25°C	_	-	750	nA	V <sub>CC</sub> = 3.0 V, T= 25°C		8.16
	$I_{\rm PD\_RAMen,3.0}$ v,90°C	_	-	3.9	μΑ	V <sub>CC</sub> = 3.0 V, T= 90°C		8.17
SFR CFG2.PDLMB:0 <sub>b</sub>	$I_{\rm PD\_RAMen,3.0}$ v,125°C	_	_	21	μΑ	V <sub>CC</sub> = 3.0 V, T= 125°C		8.18
IDLE current	$I_{\rm Idle,3.0V,25^{\circ}C}$	_	_	1	mA	V <sub>CC</sub> = 3.0 V, T= 25°C		8.21
SFR DIVIC: 00 <sub>B</sub> Timer0 active	$I_{\rm Idle,3.0V,125^{\circ}C}$	_	_	1.1	mA	V <sub>CC</sub> = 3.0 V, T= 125°C	-	8.22
RUN current (Peripheral units in active state) SFR DIVIC: 00 <sub>B</sub>	I <sub>Run,3.0V,25°C</sub>	_	_	2.1	mA	V <sub>CC</sub> = 3.0 V, T= 25°C		8.23
	$I_{\rm Run,3.0V,125^{\circ}}$ C	_	_	2.4	mA	V <sub>CC</sub> = 3.0 V, T= 125°C		8.24



## 4.3.4 12 MHz RC HF Oscillator

#### Table 29 12 MHz RC HF Oscillator

Parameter	Symbol	Values		Unit	Note / Test Condition	Test	Number	
		Min.	Тур.	Max.				
Operating frequency	$f_{RC,HF}$	11.04	12.00	12.96	MHz			13.1

### 4.3.5 2 kHz RC LP Oscillator

#### Table 30 2 kHz RC LP Oscillator

Parameter	Symbol	Values			Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Operating frequency	$f_{RC,LP}$	1.3	2	2.7	kHz	V <sub>CC</sub> = 3.0 V, T= 25°C		14.1
Frequency drift	$df_{\rm RC,LP}$	-7	_	+7	%	_		14.2



Specification

## 4.3.6 Interval Timer

Table 31 Interval Timer

Parameter	Symbol	Values			Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Interval Timer Precounter calibration error	$df_{ITP}$	-0.083	-	0	%/Hz	Error is dependent upon Interval Timer timebase specified to "Interval Timer Calibration" ROM Library function. This error does not include reference clock (12 MHz RC oscillator) and 2 kHz RC LP oscillator drift errors.		15.1



# 4.3.7 Voltage Regulator

Table 32 Voltage Regulator<sup>1)</sup>

Parameter	Symbol	Values			Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Regulated output voltage in RUN state	$V_{REG}$	1.9	2.1	2.4	V	Vcc= 2.1 V - 3.6 V		17.1
Regulated output voltage in Programming mode	$V_{REG}$	2.3	2.5	2.75	V	V <sub>bat</sub> = 2.5 V - 3.6 V		17.4
Regulated output voltage in POWERDOWN	$V_{REG,PD}$	1.7	_	2.5	V	-		17.5
External Capacitance at Vreg Pin	C <sub>VREG</sub>	60	100	_	nF	Maximum ESR 15 Ohm	•	17.6

<sup>1)</sup> The voltage regulator is designed to supply only the internal blocks of the SP27 and not designed to drive any external circuitry, thus only the decoupling cap is allowed to be connected to pin V<sub>reg</sub>. A 100nF decoupling cap with an maximum ESR of 15 Ohm is recommended for proper operation.



## 4.3.8 Power On Reset / Brown Out Reset

Table 33 Power On Reset / Brown Out Reset

Parameter	Symbol	Values			Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Power On Reset level	$V_{POR}$	0.2	0.4	1.7	V	Min. supply voltage level measured at Pin V <sub>REG</sub> for a valid logic LOW at Power On Reset circuit		16.1
Power On Reset release level	$V_{THR}$	1.7	_	1.8	V	Measured at Pin V <sub>REG</sub>		16.3
Power On reset time	$t_{POR}$	0.25	_	10	ms	_		16.4
Brown Out detect level in RUN state	$V_{\mathrm{RUN,BRD}}$	1.7	_	1.8	V	Measured at Pin V <sub>REG</sub>		16.5
Brown Out detect level in POWERDOWN	$V_{\rm PD,BRD}$	0.7	-	1.7	V	Measured at Pin V <sub>REG</sub>		16.8
Mode selection time	$t_{\sf mode}$	_	_	2.5	ms	_		16.10
Minimum detectable Brown Out glitch in RUN state	$t_{Brownout,RUM}$	_	-	1	μs	_		16.11
Minimum detectable Brown Out glitch in POWERDOWN	$t_{Brownout,PD}$	_	-	100	μs	-		16.12



# 4.3.9 FLASH Memory

Table 34 FLASH Memory

Parameter	Symbol	Values			Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
Erase/Program temperature	$T_{FL}$	0	_	+60	°C	_		19.1
Erase/Program supply voltage	Vcc3	2.5	_	3.6	V	-	•	19.2
Endurance	En <sub>Flash</sub>	100	-	_	cycles	Programming/erase cycles per wordline		19.3
Erase time	$t_{\sf Erase}$	_	102	_	ms	Min/max can be derived by adding the tolerance and drift of the 12 MHz RC HF Osc. (see <b>Table 29</b> )		19.4
Write time per FLASH line	$t_{Program}$	_	2.2	_	ms	FLASH line = 32 Byte min/max can be derived by adding the tolerance and drift of the 12 MHz RC HF Osc. (see Table 29)		19.5

**Specification** 

# 4.3.10 Watchdog Timer

Table 35 Watchdog Timer

Parameter	Symbol	Values			Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.			ļ	
Watchdog timeout	t <sub>Watchdog</sub>	0.6	1	1.7	S	Min/max is derived by considering the tolerance and drift of the 2 kHz RC LP Osc. (see <b>Table 30</b> )		21.1

Attention: Test ■ means that the parameter is not subject to production test.

It was verified by design/characterization.

## 4.3.11 Digital I/O pins

Table 36 Digital I/O pins

Parameter	Symbol	Values			Unit	Note / Test Condition	tion Test	Number
		Min.	Тур.	Max.				
Input LOW voltage	$V_{IL}$	-0.2	_	0.4	V	_		22.1
Input HIGH voltage	V <sub>IH</sub>	Vcc- 0.4	-	Vcc+0.	V	-		22.2
Output LOW voltage	$V_{OL}$	_	_	0.5	V	IOL= 1.6 mA		22.3
Output HIGH voltage	V <sub>OH</sub>	Vcc- 0.5	_	_	V	IOH=-1.6mA		22.4
Output transition time	t <sub>HL, LH</sub>	_	_	30	ns	20 pF load, 10% 90%		22.5
Parasitic capacitance	$C_{\sf pad}$	_	_	5	pF	_		22.6
Internal pullup /	$R_{ m up/down}$	35	50	70	kOhm	Pin PP0, PP1		22.7
pulldown resistor	$R_{\rm up/down}$	175	250	335	kOhm	Pin PP2		22.8

Attention: Test ■ means that the parameter is not subject to production test.

It was verified by design/characterization.

### 4.3.12 I<sup>2</sup>C Interface

Table 37 I<sup>2</sup>C Interface

Parameter	Symbol		Values		Unit	Note / Test Condition	Test	Number
		Min.	Тур.	Max.				
I <sup>2</sup> C bitrate	$DR_{I2C}$	_	_	400	kbit/s	SFR DIVIC[1:0]: 00 <sub>B</sub>		23.1

**Package Information** 

# 5 Package Information

## 5.1 Package Outline




Figure 42 PG-DSOSP-14-6 Package Dimensions

Dimensions in [mm]<sup>1)2)</sup>

<sup>1)</sup> Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions and gate burrs do not exceed 0.15mm (0.006 inch) per side.

<sup>2)</sup> Dimension does not include inter-lead flash or protrusions. Inter-lead flash and protrusions do not exceed 0.25mm (0.010 inch) per side.

**Package Information** 

### 5.2 Identification Code




Figure 43 PG-DSOSP-14-6 marking

The marking for the SP27 is on the topside of the package.

#### 5.2.1 Identification Code Definition

KKJWWNNNSXX: Infineon Lot Number ZZZZZ: Product Identification (SP270)

O: Pin 1 Marking

PPQQ: Manufacturer Version (PP = 25 Villach Sensor) and Sensor Information Code (QQ = 25)

G: Green Package Indicator<sup>1)</sup>

YYWW: Date Code (YY = Year, WW = week)

<sup>1)</sup> The Green Package fulfils the solder condition for Pb-Free Assembly according to IPC/JEDEC J-STD-020C.



CONFIDENTIAL References

# References

This section contains documents used for cross-reference throughout this document.

[1] SP27 ROM Library function guide

www.infineon.com Published by Infineon Technologies AG

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Board Mount Pressure Sensors category:

Click to view products by Infineon manufacturer:

Other Similar products are found below:

6407-249V-17343P 6407-250V-09273P 80527-25.0H2-05 80541-B00000150-01 80541-B00000200-05 80554-00700100-05 8056800300050-01 93.631.4253.0 93.731.4353.0 93.932.4553.0 136PC150G2 136PC15A1 142PC95AW71 142PC05DW70 15PSI-G-4V 180501A-L0N-B 26PCBKT 26PCCFA6D26 26PCCFS2G 26PCCVA6D 93.632.7353.0 93.731.3653.0 93.931.4853.0 93.932.4853.0 SCDA120XSC05DC 185PC30DH 20INCH-G-MV-MINI 26PCAFJ3G 26PCCEP5G24 26PCDFA3G 26PCJEU5G19 ASCX15AN-90
TSCSAAN001PDUCV DCAL401DN DCAL401GN XZ202798SSC XZ203676HSC 6407-249V-09343P 6407-250V-17343P SP370-25-1160 81794-B00001200-01 HSCDLNN100PGAA5 82681-B00000100-01 81618-B00000040-05 SSCDJNN015PAAA5 TSCDLNN100MDUCV
TSCSAAN100PDUCV NBPDANN015PGUNV NBPLLNS150PGUNV 142PC100D