## LITIX ${ }^{\text {TM }}$ Basic

## TLD1311EL

## 3 Channel High-Side Current Source

## 1 Overview

## Applications

- Exterior LED lighting applications such as tail/brake light, turn indicator, position light, side marker,...
- Interior LED lighting applications such as ambient lighting, interior illumination and dash board lighting.

| Package | PG-SSOP-14 |
| :--- | :--- |
| Marking | TLD1311 |



Application Diagram with TLD1311EL

## Overview

## Basic Features

- 3 Channel device with integrated output stages (current sources), optimized to drive LEDs with output current up to 120 mA per channel
- Low current consumption in sleep mode
- PWM-operation supported via VS- and EN-pin
- Output current adjustable via external low power resistor and possibility to connect PTC resistor for LED protection during over temperature conditions
- Reverse polarity protection and overload protection
- Undervoltage detection
- $\mathrm{N}-1$ detection, latched function
- Wide temperature range: $-40^{\circ} \mathrm{C}<T_{\mathrm{j}}<150^{\circ} \mathrm{C}$
- PG-SSOP-14 package with exposed heatslug


## Description

The LITIX ${ }^{\text {TM }}$ Basic TLD1311EL is a three channel high side driver IC with integrated output stages. It is designed to control LEDs with a current up to 120 mA . In typical automotive applications the device is capable to drive i.e. 3 red LEDs per chain (total 9 LEDs) with a current up to 60 mA , which is limited by thermal cooling aspects. The output current is controlled practically independent of load and supply voltage changes.

Table 1 Product Summary

| Parameter | Symbol | Value |
| :--- | :--- | :--- |
| Operating voltage range | $V_{\text {S(nom) }}$ | $5.5 \mathrm{~V} \ldots 40 \mathrm{~V}$ |
| Maximum voltage | $V_{\mathrm{S}(\max )}$ <br> $V_{\text {OUTX }(\max )}$ | 40 V |
| Nominal output (load) current | $I_{\text {OUTx(nom) }}$ | 60 mA when using a supply voltage range of $8 \mathrm{~V}-18 \mathrm{~V}$ (e.g. <br> Automotive car battery). Currents up to $I_{\text {OUT(max) }}$ possible in <br> applications with low thermal resistance $R_{\text {thJA }}$ |
| Maximum output (load) current | $I_{\text {OUTx(max) }}$ | $120 \mathrm{~mA} ;$ depending on thermal resistance $R_{\text {thJA }}$ |
| Output current accuracy at $R_{\text {SET }}=12 \mathrm{k} \Omega$ | $k_{\text {LT }}$ | $750 \pm 7 \%$ |
| Current consumption in sleep mode | $I_{\text {S(sleep,typ) }}$ | $0.1 \mu \mathrm{~A}$ |

## Protective Functions

- ESD protection
- Under voltage lock out
- Over Load protection
- Over Temperature protection
- Reverse Polarity protection


## Diagnostic Functions

- $\mathrm{N}-1$ detection, latched function
- SC to Vs (indicated by N-1 diagnosis)

TLD1311EL
Block Diagram

## 2 Block Diagram



Figure 1 Basic Block Diagram

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

Pin Configuration

## 3 Pin Configuration

### 3.1 Pin Assignment



Figure 2 Pin Configuration

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

Pin Configuration

### 3.2 Pin Definitions and Functions

| Pin | Symbol | Input/ <br> Output | Function |
| :--- | :--- | :--- | :--- |
| 1,2 | VS | - | Supply Voltage; battery supply, connect a decoupling capacitor (100 nF - $1 \mathrm{\mu F})$ <br> to GND |
| 3 | EN | I | Enable pin |
| 4 | NC | - | Pin not connected |
| 5 | DIS | I | Disable Input |
| 6 | IN_SET | I/O | Input / SET pin; Connect a low power resistor to adjust the output current |
| 7 | N-1 | I/O | N-1 pin |
| 8 | NC | - | Pin not connected |
| 9 | GND | - | ${ }^{1}$ Ground |
| 10 | ST | I/O | Status pin |
| 11 | OUT1 | O | Output 1 |
| 12 | OUT2 | O | Output 2 |
| 13 | OUT3 | O | Output 3 |
| 14 | NC | - | Pin not connected |
| Exposed | GND | - | ${ }^{1}$ Exposed Pad; connect to GND in application |
| Pad |  |  |  |

1) Connect all GND-pins together.

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## General Product Characteristics

## 4 General Product Characteristics

### 4.1 Absolute Maximum Ratings

## Absolute Maximum Ratings ${ }^{1)}$

$T_{j}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Max. |  |  |

Voltages

| 4.1 .1 | Supply voltage | $V_{\mathrm{S}}$ | -16 | 40 | V | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4.1 .2 | Input voltage EN | $V_{\mathrm{EN}}$ | -16 | 40 | V | - |
| 4.1 .3 | Input voltage EN related to $V_{\mathrm{S}}$ | $V_{\mathrm{EN}(\mathrm{VS})}$ | $V_{\mathrm{S}}-40$ | $V_{\mathrm{S}}+16$ | V | - |
| 4.1 .4 | Input voltage EN related to $V_{\text {OUTx }}$ <br> $V_{\mathrm{EN}}-V_{\text {OUTx }}$ | $V_{\mathrm{EN}}-$ <br> $V_{\text {OUTx }}$ | -16 | 40 | V | - |
| 4.1 .5 | Output voltage | $V_{\text {OUTx }}$ | -1 | 40 | V | - |
| 4.1 .6 | Power stage voltage <br> $V_{\text {PS }}=V_{\text {S }}-V_{\text {OUTx }}$ | $V_{\mathrm{PS}}$ | -16 | 40 | V | - |
| 4.1 .7 | Input voltage DIS | $V_{\text {DIS }}$ | -0.3 | 6 | V | - |
| 4.1 .8 | IN_SET voltage | $V_{\text {IN_SET }}$ | -0.3 | 6 | V | - |
| 4.1 .9 | N-1 voltage | $V_{\mathrm{N}-1}$ | -0.3 | 6 | V | - |
| 4.1 .10 | Status voltage | $V_{\mathrm{ST}}$ | -0.3 | 6 | V | - |

## Currents

| 4.1 .11 | IN_SET current | $I_{\text {IN_SET }}$ | - | 2 | mA | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4.1 .12 | $\mathrm{~N}-1$ current | $I_{\mathrm{N}-1}$ | -0.5 | 0.5 | mA | - |
| 4.1 .13 | Output current | $I_{\text {OUTX }}$ | - | 130 | mA | - |

## Temperatures

| 4.1.14 | Junction temperature | $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4.1.15 | Storage temperature | $T_{\text {stg }}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ | - |

## ESD Susceptibility

| 4.1 .16 | ESD resistivity to GND | $V_{\text {ESD }}$ | -2 | 2 | kV | Human Body <br> Model $(100 \mathrm{pF}$ via <br> $1.5 \mathrm{k} \Omega)^{2)}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4.1 .17 | ESD resistivity all pins to GND | $V_{\text {ESD }}$ | -500 | 500 | V | $\mathrm{CDM}^{3)}$ |
| 4.1 .18 | ESD resistivity corner pins to GND | $V_{\text {ESD }}$ | -750 | 750 | V | $\mathrm{CDM}^{3)}$ |

1) Not subject to production test, specified by design
2) ESD susceptibility, Human Body Model "HBM" according to ANSI/ESDA/JEDEC JS-001-2011
3) ESD susceptibility, Charged Device Model "CDM" according to JESD22-C101E

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## General Product Characteristics

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

### 4.2 Functional Range

| Pos. | Parameter | Symbol | Limit Values |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| 4.2.19 | Supply voltage range for normal operation | $V_{\text {S(nom) }}$ | 5.5 | 40 | V | - |
| 4.2.20 | Power on reset threshold | $V_{\text {S(POR) }}$ | - | 5 | V | $\begin{aligned} & V_{\text {EN }}=V_{\mathrm{S}} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & I_{\text {OUTX }}=80 \% I_{\text {OUTx(nom) }} \\ & V_{\text {OUTX }}=2.5 \mathrm{~V} \end{aligned}$ |
| 4.2.21 | Junction temperature | $T_{\mathrm{j}}$ | -40 | 150 | ${ }^{\circ} \mathrm{C}$ | - |

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

### 4.3 Thermal Resistance

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 4.3.1 | Junction to Case | $R_{\text {thJc }}$ | - | 8 | 10 | K/W | 1) 2) |
| 4.3.2 | Junction to Ambient 1s0p board | $R_{\text {thJA1 }}$ | - | $\begin{aligned} & 61 \\ & 56 \end{aligned}$ |  | K/W | 1) 3) $\begin{aligned} & T_{\mathrm{a}}=85^{\circ} \mathrm{C} \\ & T_{\mathrm{a}}=135^{\circ} \mathrm{C} \end{aligned}$ |
| 4.3.3 | Junction to Ambient 2s2p board | $R_{\text {thJA2 }}$ |  | $\begin{aligned} & 45 \\ & 43 \end{aligned}$ | - | K/W | 1) 4) $\begin{aligned} & T_{\mathrm{a}}=85^{\circ} \mathrm{C} \\ & T_{\mathrm{a}}=135^{\circ} \mathrm{C} \end{aligned}$ |

1) Not subject to production test, specified by design. Based on simulation results.
2) Specified $R_{\text {thjc }}$ value is simulated at natural convection on a cold plate setup (all pins and the exposed Pad are fixed to ambient temperature). $T_{\mathrm{a}}=85^{\circ} \mathrm{C}$, Total power dissipation 1.5 W .
3) The $R_{\text {thJA }}$ values are according to Jedec JESD51-3 at natural convection on 1 sOp FR4 board. The product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}^{3}$ board with $70 \mu \mathrm{~m} \mathrm{Cu}, 300 \mathrm{~mm}^{2}$ cooling area. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.
4) The $R_{\text {thJA }}$ values are according to Jedec JESD51-5,-7 at natural convection on 2 s 2 p FR4 board. The product (chip + package) was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}^{3}$ board with 2 inner copper layers (outside 2 x $70 \mu \mathrm{~m} \mathrm{Cu}$, inner $2 \times 35 \mu \mathrm{mCu}$ ). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer. Total power dissipation 1.5 W distributed statically and homogenously over all power stages.

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## EN Pin

## 5 EN Pin

The EN pin is a dual function pin:


Figure 3 Block Diagram EN pin
Note: The current consumption at the $E N-$ pin $I_{E N}$ needs to be added to the total device current consumption. The total current consumption is the sum of the currents at the $V S$-pin $I_{S}$ and the $E N-$ pin $I_{E N}$.

### 5.1 EN Function

If the voltage at the pin EN is below a threshold of $V_{\text {EN(off) }}$ the LITIX ${ }^{\text {TM }}$ Basic IC will enter Sleep mode. In this state all internal functions are switched off, the current consumption is reduced to $I_{\text {S(slee)) }}$. A voltage above $V_{\text {EN(on) }}$ at this pin enables the device after the Power on reset time $t_{\text {POR }}$.


Figure 4 Power on reset

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## EN Pin

### 5.2 Internal Supply Pin

The EN pin can be used to supply the internal logic. There are two typical application conditions, where this feature can be used:

1) In "DC/DC control Buck" configurations, where the voltage $V_{s}$ can be below 5.5 V .
2) In configurations, where a PWM signal is applied at the Vbatt pin of a light module. The buffer capacitor $C_{\text {BUF }}$ is used to supply the LITIX ${ }^{\text {TM }}$ Basic IC during Vbatt low ( $V_{s}$ low) periods. This feature can be used to minimize the turn-on time to the values specified in Pos. 10.2.15. Otherwise, the power-on reset delay time $t_{\text {POR }}$ (Pos. 6.1.8) has to be considered.
The capacitor can be calculated using the following formula:
$C_{\mathrm{BUF}}=t_{\mathrm{LOW}(\text { max })} \cdot \frac{I_{\mathrm{EN}(\mathrm{LS})}}{V_{\mathrm{S}}-V_{\mathrm{D} 1}-V_{\mathrm{S}(\mathrm{POR})}}$
See also a typical application drawing in Chapter 11.


Figure 5 External circuit when applying a fast PWM signal on $V_{\text {BATT }}$

EN Pin


Figure 6 Typical waveforms when applying a fast PWM signal on $\boldsymbol{V}_{\text {BATT }}$
The parameter $t_{\mathrm{ON}(\mathrm{VS})}$ is defined at Pos. 10.2.15. The parameter $t_{\mathrm{OFF}(\mathrm{VS})}$ depends on the load and supply voltage $V_{\text {BAtT }}$ characteristics.

### 5.3 EN Unused

In case of an unused EN pin, there are two different ways to connect it:

### 5.3.1 EN - Pull Up to VS

The EN pin can be connected with a pull up resistor (e.g. $10 \mathrm{k} \Omega$ ) to $V_{s}$ potential. In this configuration the LITIX ${ }^{\text {TM }}$ Basic IC is always enabled.

### 5.3.2 EN - Direct Connection to VS

The EN pin can be connected directly to the VS pin (IC always enabled). This configuration has the advantage (compared to the configuration described in Chapter 5.3.1) that no additional external component is required.

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## DIS Pin

## 6 DIS Pin

The DIS pin is designed as a single function pin.


Figure 7 Block Diagram DIS pin
The pin can be used for PWM-dimming via a push-pull stage of a micro controller, which is connecting the DISpin to a low or high potential.
Note: The micro controller's push-pull stage has to be capable to sink currents according to Pos. 6.1.17 to activate the device.


Figure 8 Turn on and Turn off time for DIS pin usage

TLD1311EL
DIS Pin

### 6.1 Electrical Characteristics Internal Supply / EN / DIS Pin

## Electrical Characteristics Internal Supply / EN / DIS pin

Unless otherwise specified: $\mathrm{V}_{\mathrm{S}}=5.5 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, R_{\mathrm{SET}}=12 \mathrm{k} \Omega$ all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 6.1.1 | Current consumption, sleep mode | $I_{\text {S(sleep) }}$ | - | 0.1 | 2 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { 1) } V_{\text {EN }}=0.5 \mathrm{~V} \\ & T_{\mathrm{j}}<85^{\circ} \mathrm{C} \\ & V_{\mathrm{S}}=18 \mathrm{~V} \\ & V_{\text {OUTX }}=3.6 \mathrm{~V} \end{aligned}$ |
| 6.1 .2 | Current consumption, active mode | $I_{\mathrm{S}(\mathrm{on})}$ |  |  | $\begin{aligned} & 1.4 \\ & 0.75 \\ & 1.5 \end{aligned}$ | mA | $\begin{aligned} & { }^{2)} I_{\text {IN_SET }}=0 \mu \mathrm{~A} \\ & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & V_{\mathrm{S}}=18 \mathrm{~V} \\ & V_{\mathrm{OUTX}}=3.6 \mathrm{~V} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{EN}}=18 \mathrm{~V} \\ & \text { 1) } R_{\mathrm{EN}}=10 \mathrm{k} \Omega \text { between } \\ & \mathrm{VS} \text { and EN-pin } \end{aligned}$ |
| 6.1.3 | Current consumption, device disabled via ST | $I_{\text {S(dis,ST) }}$ |  |  | $\begin{aligned} & 1.4 \\ & 0.65 \\ & 1.4 \end{aligned}$ | mA | $\begin{aligned} & { }^{2)} V_{\mathrm{S}}=18 \mathrm{~V} \\ & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & V_{\mathrm{ST}}=5 \mathrm{~V} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{EN}}=18 \mathrm{~V} \\ & { }^{1)} R_{\mathrm{EN}}=10 \mathrm{k} \Omega \text { between } \\ & \mathrm{VS} \text { and EN-pin } \end{aligned}$ |
| 6.1.4 | Current consumption, device disabled via IN_SET | $I_{\text {S(dis,IN_SET) }}$ |  |  | $\begin{array}{\|l} 1.4 \\ 0.7 \\ 1.4 \end{array}$ | mA | $\begin{aligned} & \text { 2) } V_{\mathrm{S}}=18 \mathrm{~V} \\ & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & V_{\text {IN_SET }}=5 \mathrm{~V} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{EN}}=18 \mathrm{~V} \\ & \text { 1) } R_{\mathrm{EN}}=10 \mathrm{k} \Omega \text { between } \\ & \mathrm{VS} \text { and EN-pin } \end{aligned}$ |
| 6.1.5 | Current consumption, device disabled via DIS | $I_{\text {S(dis,DIS }}$ |  | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \end{aligned}\right.$ | $\begin{aligned} & 1.6 \\ & 0.75 \\ & 1.6 \end{aligned}$ | mA | $\begin{aligned} & \text { 2) } V_{\mathrm{S}}=18 \mathrm{~V} \\ & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & V_{\mathrm{DIS}}=3.4 \mathrm{~V} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{EN}}=18 \mathrm{~V} \\ & \text { 1) } R_{\mathrm{EN}}=10 \mathrm{k} \Omega \text { between } \\ & \mathrm{VS} \text { and EN-pin } \end{aligned}$ |

TLD1311EL

## DIS Pin

## Electrical Characteristics Internal Supply / EN / DIS pin (cont'd)

Unless otherwise specified: $\mathrm{V}_{\mathrm{S}}=5.5 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, R_{\mathrm{SET}}=12 \mathrm{k} \Omega$ all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 6.1.6 | Current consumption, active mode in single fault detection condition with ST-pin unconnected | $I_{\text {S(fault,STu) }}$ |  | $\left.\right\|_{-} ^{-}$ | $\begin{aligned} & 1.7 \\ & 1.1 \\ & 1.8 \end{aligned}$ | mA | $\begin{aligned} & \text { 2) } V_{\mathrm{S}}=18 \mathrm{~V} \\ & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & V_{\mathrm{DIS}}=0.5 \mathrm{~V} \\ & V_{\mathrm{OUTX}}=18 \mathrm{~V} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{EN}}=18 \mathrm{~V} \\ & { }^{1)} R_{\mathrm{EN}}=10 \mathrm{k} \Omega \text { between } \\ & \text { VS and EN-pin } \end{aligned}$ |
| 6.1.7 | Current consumption, active mode in single fault detection condition with ST-pin connected to GND | $I_{\text {S(fault,STG) }}$ | $\left\lvert\, \begin{aligned} & - \\ & - \\ & - \end{aligned}\right.$ | - | $\begin{aligned} & 6.0 \\ & 4.9 \\ & 5.9 \end{aligned}$ | mA | $\begin{aligned} & \text { 2) } V_{\mathrm{S}}=18 \mathrm{~V} \\ & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & V_{\mathrm{DIS}}=0.5 \mathrm{~V} \\ & V_{\mathrm{OUTX}}=18 \mathrm{~V} \\ & V_{\mathrm{ST}}=0 \mathrm{~V} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{EN}}=18 \mathrm{~V} \\ & \text { 1) } R_{\mathrm{EN}}=10 \mathrm{k} \Omega \text { between } \\ & \mathrm{VS} \text { and } \mathrm{EN} \text {-pin } \end{aligned}$ |
| 6.1.8 | Power-on reset delay time 3) | $t_{\text {POR }}$ | - | - | 25 | $\mu \mathrm{s}$ | $\begin{aligned} & { }^{1)} V_{\mathrm{S}}=V_{\text {EN }}=0 \rightarrow 13.5 \mathrm{~V} \\ & V_{\text {OUTX(nom) }}=3.6 \pm 0.3 \mathrm{~V} \\ & I_{\text {OUTX }}=80 \% I_{\text {OUTX(nom) }} \end{aligned}$ |
| 6.1.9 | Required supply voltage for output activation | $V_{\text {S(on) }}$ | - | - | 4 | V | $\begin{aligned} & V_{\text {EN }}=5.5 \mathrm{~V} \\ & V_{\text {OUTX }}=3 \mathrm{~V} \\ & I_{\text {OUTX }}=50 \% I_{\text {OUTx(nom) }} \end{aligned}$ |
| 6.1.10 | Required supply voltage for current control | $V_{\text {S(CC) }}$ | - | - | 5.2 | V | $\begin{aligned} & V_{\text {EN }}=5.5 \mathrm{~V} \\ & V_{\text {OUTX }}=3.6 \mathrm{~V} \\ & I_{\text {OUTX }} \geq 90 \% I_{\text {OUTx(nom) }} \end{aligned}$ |
| 6.1.11 | EN turn on threshold | $V_{\text {EN(on) }}$ | - | - | 2.5 | V | - |
| 6.1 .12 | EN turn off threshold | $V_{\text {EN(off) }}$ | 0.8 | - | - | V | - |
| 6.1.13 | EN input current during low supply voltage | $I_{\text {EN(LS) }}$ | - | - | 1.8 | mA | $\begin{aligned} & { }^{1)} V_{\mathrm{S}}=4.5 \mathrm{~V} \\ & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \end{aligned}$ |
| 6.1.14 | EN high input current | $I_{\text {EN(H) }}$ |  |  | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 1.65 \\ & 0.45 \end{aligned}$ | mA | $\begin{aligned} & T_{\mathrm{j}}<105^{\circ} \mathrm{C} \\ & V_{\mathrm{S}}=13.5 \mathrm{~V}, V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{S}}=18 \mathrm{~V}, V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{S}}=V_{\mathrm{EN}}=18 \mathrm{~V} \\ & { }^{1)} V_{\mathrm{S}}=18 \mathrm{~V}, R_{\mathrm{EN}}=10 \mathrm{k} \Omega \\ & \text { between } \mathrm{VS} \text { and EN-pin } \end{aligned}$ |

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## DIS Pin

## Electrical Characteristics Internal Supply / EN / DIS pin (cont'd)

Unless otherwise specified: $\mathrm{V}_{\mathrm{S}}=5.5 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, R_{\mathrm{SET}}=12 \mathrm{k} \Omega$ all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 6.1.15 | DIS (active low) <br> Switching low threshold (outputs on) | $V_{\text {DIS(L) }}$ | 1.5 | - | - | V | ${ }^{1)} V_{S}=8 . . .18 \mathrm{~V}$ |
| 6.1.16 | DIS (active low) <br> Switching high threshold (outputs off) | $V_{\text {DIS(H) }}$ | - | - | 3.2 | V | ${ }^{1) 4} V_{S}=8 \ldots 18 \mathrm{~V}$ |
| 6.1.17 | DIS(active low) <br> Low input current with active channels (voltage $\left.<V_{\text {DIS(L) }}\right)$ | $I_{\text {DIS(on) }}$ | $\begin{aligned} & I_{\text {IN_SET }} \\ & { }^{2} .1 \end{aligned}$ | $I_{\text {IN_SET }}$ *4 | $\begin{aligned} & I_{\text {IN_SET }} \\ & \star 4.9 \end{aligned}$ | $\mu \mathrm{A}$ | $\begin{aligned} & \text { 1) } T_{\mathrm{j}}=25 \ldots 115^{\circ} \mathrm{C} \\ & I_{\text {IN_SET }}=100 \mu \mathrm{~A} \\ & V_{\text {DIS }}=1.7 \mathrm{~V} \\ & V_{\text {EN }}=5.5 \mathrm{~V} \\ & V_{\mathrm{S}}=8 . . .18 \mathrm{~V} \end{aligned}$ |
| 6.1.18 | DIS (active low) <br> High input current | $I_{\text {DIS(off) }}$ | -5 | - | 5 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{DIS}}=5 \mathrm{~V} \\ & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{S}}=8 \ldots 18 \mathrm{~V} \end{aligned}$ |

1) Not subject to production test, specified by design
2) The total device current consumption is the sum of the currents $I_{S}$ and $I_{\mathrm{EN}(\mathrm{H})}$, please refer to Pos. 6.1.14
3) See also Figure 4
4) If TTL level compatibility is required, use $\mu \mathrm{C}$ open drain output with pull up resistor

## IN_SET Pin

## 7 IN_SET Pin

The IN_SET pin is a multiple function pin for output current definition, input and diagnostics:


Figure 9 Block Diagram IN_SET pin

### 7.1 Output Current Adjustment via RSET

The output current for all three channels can only be adjusted simultaneously. The current adjustment can be done by placing a low power resistor ( $R_{\text {SET }}$ ) at the IN_SET pin to ground. The dimensioning of the resistor can be done using the formula below:
$R_{\mathrm{SET}}=\frac{k}{I_{\mathrm{OUT}}}$
The gain factor $k$ ( $R_{\text {SET }}{ }^{*}$ output current) is specified in Pos. 10.2.4 and Pos. 10.2.5. The current through the $R_{\text {SET }}$ is defined by the resistor itself and the reference voltage $V_{\text {IN_SET(ref) }}$, which is applied to the IN_SET during supplied device.

### 7.2 Smart Input Pin

The IN_SET pin can be connected via $R_{\text {SET }}$ to the open-drain output of a $\mu \mathrm{C}$ or to an external NMOS transistor as described in Figure 10. This signal can be used to turn off the output stages of the IC. A minimum IN_SET current of $I_{\text {IN_SET(act) }}$ is required to turn on the output stages. This feature is implemented to prevent glimming of LEDs caused by leakage currents on the IN_SET pin, see Figure $\mathbf{1 3}$ for details. In addition, the IN_SET pin offers the diagnostic feedback information, if the status pin is connected to GND. Another diagnostic possibility is shown in Figure 11, where the diagnosis information is provided via the ST pin (refer to Chapter 8 and Chapter 9) to a micro controller. In case of a fault event with the ST pin connected to GND the IN_SET voltage is increased to $V_{I_{\mathrm{IN}} \mathrm{SET}(\mathrm{N}-1)}$ Pos. 9.3.2. Therefore, the device has two voltage domains at the IN_SET-pin, which is shown in Figure 14.

IN_SET Pin


Figure 10 Schematics IN_SET interface to $\mu$ C, diagnosis via IN_SET pin


Figure 11 Schematics IN_SET interface to $\mu$ C, diagnosis via ST pin
The resulting switching times are shown in Figure 12:


Figure 12 Switching times via IN_SET

TLD1311EL

## IN_SET Pin



Figure $13 I_{\text {OUT }}$ versus $I_{\text {INSET }}$


Figure 14 Voltage domains for IN_SET pin, if ST pin is connected to GND

## ST Pin

## $8 \quad$ ST Pin

The ST pin is a multiple function pin.


Figure 15 Block Diagram ST pin

### 8.1 Diagnosis Selector

If the status pin is unconnected or connected to GND via a high ohmic resistor ( $V_{\text {ST }}$ to be below $V_{\text {ST(L) }}$ ), the ST pin acts as diagnosis output pin. In normal operation (device is activated) the ST pin is pulled to GND via the internal pull down current $I_{\text {ST(PD) }}$. In case of an open load condition the ST pin is switched to $V_{\mathrm{ST}(\mathrm{N}-1)}$ after the N 1 detection filter time.
If the device is operated in PWM operation via the VS and/or EN pins the ST pin should be connected to GND via a high ohmic resistor (e.g. $470 \mathrm{k} \Omega$ ) to ensure proper device behavior during fast rising VS and/or EN slopes. If the ST pin is shorted to GND the diagnostic feedback is performed via the IN_SET-pin, which is shown in Chapter 7.2 and Chapter 9.

### 8.2 Diagnosis Output

If the status pin is unconnected or connected to GND via a high ohmic resistor ( $V_{\text {ST }}$ to be below $V_{\text {ST(L) }}$ ), it acts as a diagnostic output. In case of a fault condition the ST pin rises its voltage to $V_{\mathrm{ST}(\mathrm{N}-1)}$ (Pos. 9.3.7). Details are shown in Chapter 9.

### 8.3 Disable Input

If an external voltage higher than $V_{\mathrm{ST}(\mathrm{H})}$ (Pos. 9.3.5) is applied to the ST pin, the device is switched off. This function is used for applications, where multiple drivers should be used for one light function. It is possible to combine the drivers' fault diagnosis via the ST pins. If a single LED chain fails, the entire light function is switched off. In this scenario e.g. the diagnostic circuit on the body control module can easily distinguish between the two cases (normal load or load fault), because nearly no current is flowing into the LED module during the fault scenario - the drivers consume a current of $I_{\text {S(fault,STu) }}$ (Pos. 6.1.6) or $I_{\mathrm{S}(\text { dis,ST) }}$ (Pos. 6.1.3).
As soon as one LED chain fails, the ST-pin of this device is switched to $V_{\mathrm{ST}(\mathrm{N}-1)}$. The other devices used for the same light function can be connected together via the ST pins. This leads to a switch off of all devices connected together. Application examples are shown in Chapter 11.

TLD1311EL
ST Pin


Figure 16 Switching times via ST Pin

## LITIX ${ }^{\text {TM }}$ Basic

## TLD1311EL

## Load Diagnosis

## 9 Load Diagnosis

### 9.1 N-1 Detection

The N-1 diagnosis is specially designed to detect error conditions in LED arrays with multiple LED chains used for one light function. If one LED within one chain fails in open condition the respective LED chain is off. Different automotive applications require a complete deactivation of a light function, if the desired brightness of the function (LED array) can not be achieved due to an internal error condition. Such a deactivation feature is integrated in the LITIX ${ }^{\text {TM }}$ Basic IC.
The functionality of the $\mathrm{N}-1$ pin is shown in the following block diagram:


Figure 17 Block Diagram N-1 pin
In applications, where more than one LITIX ${ }^{\text {TM }}$ Basic IC is used, the devices can be connected via the ST pins as shown in Figure 21. This circuit can be used to disable all output stages (of all LITIX ${ }^{\text {TM }}$ Basic ICs) during an open load event on one channel. The outputs are deactivated after a $\mathrm{N}-1$ filter time $t_{\mathrm{N}-1}$, which is defined by the charging current $I_{\mathrm{N}-1}$ (Pos. 9.3.10). The time is adjustable with a capacitor connected to the $\mathrm{N}-1$ pin according the following equation:
$t_{\text {typ }}=\frac{C_{\mathrm{N}-1} \cdot V_{\mathrm{N}-1 \text { (th) }}}{I_{\mathrm{N}-1}}$

TLD1311EL

## Load Diagnosis



Figure 18 IN_SET behavior during open load condition with ST pin connected to GND

Load Diagnosis


Figure 19 IN_SET and ST behavior during open load condition (ST unconnected)
The $\mathrm{N}-1$ status is latched. The output stages can be re-enabled by a Low to High transition at the EN pin or by a Power on reset. To provide a Limp Home functionality (lower number of LEDs instead of complete deactivation) in the case of a partially damaged LED array, the $\mathrm{N}-1$ filter time $t_{\mathrm{N}-1}$ can be used. If a PWM signal with an ON-time of less than $t_{\mathrm{N}-1}$ is applied to the VS and EN pins, the $\mathrm{N}-1$ detection feature will not be activated.
If there is more than one device used for $\mathrm{N}-1$ detection the maximum number of devices, which can be connected as shown in Figure 21, is limited to $n_{\mathrm{N}-1}$. The maximum number of devices in $\mathrm{N}-1$ configuration is

## LITIX ${ }^{\text {TM }}$ Basic

## Load Diagnosis

calculated according to Equation (4), and the precondition of Equation (5) has to be fulfilled. The pull-down resistor $R_{\text {DIS }}$ is calculated according to Equation (6) and Equation (7).
$n_{\mathrm{N}-1} \leq \frac{\left(I_{\mathrm{IN}_{-} \mathrm{SET}(\mathrm{OL}, \text { min) })}-\frac{V_{\mathrm{DIS}(\mathrm{H}, \text { max })}+V_{\mathrm{F}}}{R_{\mathrm{SET}(\min )}}\right) \cdot V_{\mathrm{DIS}(\mathrm{H}, \text { min) }} \cdot R_{\mathrm{SET}(\text { min })}}{V_{\mathrm{DIS}(\mathrm{H}, \text { max })} \cdot 4 \cdot V_{\mathrm{IN} \_ \text {SET }(\text { max })}}$
$\frac{V_{\mathrm{DIS}(\mathrm{H}, \text { min })} \cdot V_{\mathrm{IN} \mathrm{SET}(\text { min })} \cdot R_{\mathrm{SET}(\text { min })}}{\left(V_{1}\right.}>1$
$\left(V_{\text {IN_SET(max) }}\right)^{2} \cdot R_{\text {SET(max) }}$
$R_{\mathrm{DIS}(\text { min })}=\frac{V_{\mathrm{DIS}(\mathrm{H}, \max )}}{I_{\mathrm{IN} \_ \text {SET }(\mathrm{OL}, \text { min }}-\frac{V_{\mathrm{DIS}(\mathrm{H}, \text { max })}+V_{\mathrm{F}}}{R_{\mathrm{SET}(\text { max })}}}$
$R_{\mathrm{DIS}(\text { max })}=\frac{V_{\mathrm{DIS}(\mathrm{H}, \text { min })}}{n_{\mathrm{N}-1} \cdot 4 \cdot \frac{V_{\mathrm{IN}} \mathrm{SET}(\text { max })}{R_{\mathrm{SET}(\text { min })}}}$
$V_{\mathrm{F}}$ represents the voltage drop across the diode between the IN_SET- and the DIS-pin.
Note: If one channel of the device should not be used, the according output needs to be connected to GND, which leads to a disabling of this output.

Note: In case of a double fault, where the loads of two channels are faulty at the same time, the device operates as in normal operation. This feature is implemented to avoid any unwanted switch off during significant supply voltage drops. Please refer to Chapter 9.2.

### 9.2 Double Fault Conditions

The TLD1311EL has an integrated double fault detection feature. This feature is implemented to detect significant supply voltage drops. During such supply voltage drops close to the forward voltage of the LEDs the drivers outputs remain active. In case of load faults on two or more outputs within the time period $t_{\mathrm{N}-1}$ the device disables the diagnosis to avoid any uncorrect open load diagnosis during low supply voltages close to the forward voltages of the connected LED chains. If the faults between two or three channels happen with a delay of longer than $t_{0 L}$ the double fault detection feature is not active, i.e. the device is not turned on.

### 9.3 Electrical Characteristics IN_SET Pin and Load Diagnosis

## Electrical Characteristics IN_SET pin and Load Diagnosis

Unless otherwise specified: $\mathrm{V}_{\mathrm{S}}=5.5 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, R_{\text {SET }}=12 \mathrm{k} \Omega$, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins ( 0 ) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Typ. | Max. |  |  |
| 9.3 .1 | $\begin{array}{l}\text { IN_SET reference } \\ \text { voltage }\end{array}$ |  | 1.19 | 1.23 | 1.27 | V | ${ }^{1)} V_{\text {OUTx }}=3.6 \mathrm{~V}$ |
| $T_{\mathrm{j}}=25 \ldots 115^{\circ} \mathrm{C}$ |  |  |  |  |  |  |$]$

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## Load Diagnosis

## Electrical Characteristics IN_SET pin and Load Diagnosis (cont'd)

Unless otherwise specified: $\mathrm{V}_{\mathrm{S}}=5.5 \mathrm{~V}$ to $40 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, R_{\mathrm{SET}}=12 \mathrm{k} \Omega$, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the $I / O$ and output pins ( 0 ) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 9.3.3 | IN_SET N_1 current | $I_{\text {IN_SET(N-1) }}$ | 1.5 | - | 7.4 | mA | $\begin{aligned} & { }^{1)} V_{\mathrm{S}}>8 \mathrm{~V} \\ & T_{\mathrm{j}}=25 \ldots 150^{\circ} \mathrm{C} \\ & V_{\text {IN_SET }}=4 \mathrm{~V} \\ & V_{\mathrm{S}}=V_{\text {OUTX }}(\mathrm{OL}) \end{aligned}$ |
| 9.3.4 | ST device turn on threshold (active low) in case of voltage applied from external (ST-pin acting as input) | $V_{\mathrm{ST}(\mathrm{~L})}$ | 0.8 | - | - | V | - |
| 9.3.5 | ST device turn off threshold (active low) in case of voltage applied from external (ST-pin acting as input) | $V_{\text {ST(H) }}$ | - | - | 2.5 | V | - |
| 9.3.6 | ST pull down current | $I_{\text {ST(PD) }}$ | - | - | 15 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & V_{\mathrm{ST}}=0.8 \mathrm{~V} \end{aligned}$ |
| 9.3.7 | ST N_1 voltage (ST-pin acting as diagnosis output) | $V_{\text {ST(N-1) }}$ | 4 | - | 5.5 | V | $\begin{aligned} & { }^{1)} V_{\mathrm{S}}>8 \mathrm{~V} \\ & T_{\mathrm{j}}=25 \ldots 150^{\circ} \mathrm{C} \\ & R_{\mathrm{ST}}=470 \mathrm{k} \Omega \\ & V_{\mathrm{S}}=V_{\text {OUTX }}(\mathrm{OL}) \end{aligned}$ |
| 9.3.8 | ST N_1 current (ST-pin acting as diagnosis output) | $I_{\text {ST(N-1) }}$ | 100 | - | 220 | $\mu \mathrm{A}$ | $\begin{aligned} & { }^{1)} V_{\mathrm{S}}>8 \mathrm{~V} \\ & T_{\mathrm{j}}=25 \ldots 150^{\circ} \mathrm{C} \\ & V_{\mathrm{ST}}=2.5 \mathrm{~V} \\ & V_{\mathrm{S}}=V_{\text {OUTX }}(\mathrm{OL}) \end{aligned}$ |
| 9.3.9 | $\mathrm{N}-1$ high threshold | $V_{\text {N-1 }}$ (th) | 2.45 | 2.85 | 3.2 | V | $V_{S}>8 \mathrm{~V}$ |
| 9.3.10 | $\mathrm{N}-1$ output current | $I_{\text {N-1 }}$ | 12 | 20 | 28 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{S}>8 \mathrm{~V} \\ & V_{\mathrm{N}-1}=2 \mathrm{~V} \end{aligned}$ |
| 9.3.11 | N -1 detection voltage $V_{\mathrm{PS}(\mathrm{~N}-1)}=V_{\mathrm{S}}-V_{\mathrm{OUTX}}$ | $V_{\text {PS(N-1) }}$ | 0.2 | - | 0.4 | V | $V_{\mathrm{S}}>8 \mathrm{~V}$ |
| 9.3.12 | IN_SET activation current without turn on of output stages | $I_{\text {IN_SET(act) }}$ | 2 | - | 15 | $\mu \mathrm{A}$ | See Figure 13 |

1) Not subject to production test, specified by design

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

## Power Stage

## 10 Power Stage

The output stages are realized as high side current sources with a current of 120 mA . During off state the leakage current at the output stage is minimized in order to prevent a slightly glowing LED.
The maximum current of each channel is limited by the power dissipation and used PCB cooling areas (which results in the applications $\left.R_{\text {thJA }}\right)$.
For an operating current control loop the supply and output voltages according to the following parameters have to be considered:

- Required supply voltage for current control $V_{S(C C)}$, Pos. 6.1.10
- Voltage drop over output stage during current control $V_{\mathrm{PS}(\mathrm{CC})}$, Pos. 10.2.6
- Required output voltage for current control $V_{\text {OUTx(CC) }}$, Pos. 10.2.7


### 10.1 Protection

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

### 10.1.1 Over Load Behavior

An over load detection circuit is integrated in the LITIX ${ }^{\text {TM }}$ Basic IC. It is realized by a temperature monitoring of the output stages (OUTx).
As soon as the junction temperature exceeds the current reduction temperature threshold $T_{\mathrm{j}(\mathrm{CRT})}$ the output current will be reduced by the device by reducing the IN_SET reference voltage $V_{\text {IN_SET(ref) } \text {. This feature avoids }}$ LED's flickering during static output overload conditions. Furthermore, it protects LEDs against over temperature, which are mounted thermally close to the device. If the device temperature still increases, the three output currents decrease close to 0 A . As soon as the device cools down the output currents rise again.


Figure 20 Output current reduction at high temperature
Note: This high temperature output current reduction is realized by reducing the IN_SET reference voltage voltage (Pos. 9.3.1). In case of very high power loss applied to the device and very high junction temperature the output current may drop down to $I_{\text {OUTX }}=0 \mathrm{~mA}$, after a slight cooling down the current increases again.

### 10.1.2 Reverse Battery Protection

The TLD1311EL has an integrated reverse battery protection feature. This feature protects the driver IC itself, but also connected LEDs. The output reverse current is limited to $I_{\mathrm{OUTX}(\mathrm{rev})}$ by the reverse battery protection.

## LITIX ${ }^{\text {TM }}$ Basic

## TLD1311EL

## Power Stage

Note: Due to the reverse battery protection a reverse protection diode for the light module may be obsolete. In case of high ISO-pulse requirements and only minor protecting components like capacitors a reverse protection diode may be reasonable. The external protection circuit needs to be verified in the application.

### 10.2 Electrical Characteristics Power Stage

## Electrical Characteristics Power Stage

Unless otherwise specified: $V_{S}=5.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, V_{\text {outx }}=3.6 \mathrm{~V}$, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (0) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 10.2.1 | Output leakage current | $I_{\text {OUTx(leak }}$ | - |  | $\begin{aligned} & 7 \\ & 3 \end{aligned}$ | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {EN }}=5.5 \mathrm{~V} \\ & I_{\text {IN_SET }}=0 \mu \mathrm{~A} \\ & V_{\text {OUTX }}=2.5 \mathrm{~V} \\ & T_{\mathrm{j}}=150^{\circ} \mathrm{C} \\ & { }^{1)} T_{\mathrm{j}}=85^{\circ} \mathrm{C} \end{aligned}$ |
| 10.2.2 | Output leakage current in boost over battery setup | IOUTx(leak,B2B) | - | - | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { 1) } V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & I_{\text {II_SET }}=0 \mu \mathrm{~A} \\ & V_{\text {OUTX }}=V_{\mathrm{S}}=40 \mathrm{~V} \end{aligned}$ |
| 10.2.3 | Reverse output current | -IouTx(rev) | - | - | 1 | $\mu \mathrm{A}$ | ${ }^{1)} V_{\mathrm{S}}=-16 \mathrm{~V}$ <br> Output load: LED with break down voltage $<-0.6 \mathrm{~V}$ |
| 10.2.4 | Output current accuracy limited temperature range | $k_{\text {LT }}$ | $\begin{array}{\|l\|} 697 \\ 645 \end{array}$ | $\begin{array}{\|l\|} \hline 750 \\ 750 \\ \hline \end{array}$ | $\begin{array}{\|l\|} 803 \\ 855 \\ \hline \end{array}$ |  | $\begin{aligned} & { }^{1)} T_{\mathrm{j}}=25 \ldots . .115^{\circ} \mathrm{C} \\ & V_{\mathrm{S}}=8 \ldots . .18 \mathrm{~V} \\ & V_{\mathrm{PS}}=2 \mathrm{~V} \\ & R_{\mathrm{SET}}=6 \ldots . .12 \mathrm{k} \Omega \\ & R_{\mathrm{SET}}=30 \mathrm{k} \Omega \end{aligned}$ |
| 10.2.5 | Output current accuracy over temperature | $k_{\text {ALL }}$ | $\begin{aligned} & 697 \\ & 645 \end{aligned}$ | $\begin{aligned} & 750 \\ & 750 \end{aligned}$ | $\begin{aligned} & 803 \\ & 855 \end{aligned}$ |  | $\begin{aligned} & { }^{1)} T_{\mathrm{j}}=-40 \ldots 115^{\circ} \mathrm{C} \\ & V_{\mathrm{S}}=8 \ldots 18 \mathrm{~V} \\ & V_{\mathrm{PS}}=2 \mathrm{~V} \\ & R_{\mathrm{SET}}=6 \ldots 12 \mathrm{k} \Omega \\ & R_{\mathrm{SET}}=30 \mathrm{k} \Omega \end{aligned}$ |
| 10.2.6 | Voltage drop over power stage during current control $V_{\text {PS(CC) }}=V_{S}-V_{\text {OUTX }}$ | $V_{\text {PS(CC) }}$ | 0.75 | - | - | V | $\begin{aligned} & { }^{1)} V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & l_{\mathrm{OUTx}} \geq 90 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |
| 10.2.7 | Required output voltage for current control | $V_{\text {OUTx(CC) }}$ | 2.3 | - | - | V | $\begin{aligned} & { }^{1)} V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & l_{\mathrm{OUTx}} \geq 90 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |

TLD1311EL

## Power Stage

## Electrical Characteristics Power Stage (cont'd)

Unless otherwise specified: $V_{\mathrm{S}}=5.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, V_{\text {OUTx }}=3.6 \mathrm{~V}$, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 10.2.8 | Maximum output current | $I_{\text {OUT (max) }}$ | 120 | - | - | mA | $R_{\mathrm{SET}}=4.7 \mathrm{k} \Omega$ <br> The maximum output current is limited by the thermal conditions. Please refer to <br> Pos. 4.3.1-Pos. 4.3.3 |
| 10.2.9 | DIS turn on time | $t_{\text {ON(DIS) }}$ | - | - | 15 | $\mu \mathrm{s}$ | $\begin{aligned} & { }^{2)} V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & \mathrm{DIS} \rightarrow \mathrm{~L} \\ & I_{\mathrm{OUTx}}=80 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |
| 10.2.10 | DIS turn off time | $t_{\text {OFF(DIS) }}$ | - | - | 10 | $\mu \mathrm{S}$ | $\begin{aligned} & { }^{2)} V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & \mathrm{DIS} \rightarrow \mathrm{H} \\ & l_{\mathrm{OUTx}}=20 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |
| 10.2.11 | ST turn on time | $t_{\text {ON(ST) }}$ | - | - | 15 | $\mu \mathrm{s}$ | $\begin{aligned} & { }^{3)} V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & \mathrm{ST} \rightarrow \mathrm{~L} \\ & l_{\mathrm{OUTX}}=80 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |
| 10.2.12 | ST turn off time | $t_{\text {OFF(ST) }}$ | - | - | 10 | $\mu \mathrm{S}$ | $\begin{aligned} & 3) V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & \mathrm{ST} \rightarrow \mathrm{H} \\ & l_{\mathrm{OUTX}}=20 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |
| 10.2.13 | IN_SET turn on time | $t_{\text {ON(IN_SET) }}$ | - | - | 15 | $\mu \mathrm{S}$ | $\begin{aligned} & V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & l_{\text {IN_SET }}=0 \rightarrow 100 \mu \mathrm{~A} \\ & l_{\text {OUTX }}=80 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |
| 10.2.14 | IN_SET turn off time | $t_{\text {OFF(IN_SET) }}$ | - | - | 10 | $\mu \mathrm{s}$ | $\begin{aligned} & V_{\mathrm{S}}=13.5 \mathrm{~V} \\ & l_{\text {IN_SET }}=100 \rightarrow 0 \mu \mathrm{~A} \\ & l_{\text {OUTX }}=20 \% \text { of } \\ & \left(k_{\text {LT(typ })} / R_{\text {SET }}\right) \end{aligned}$ |
| 10.2.15 | VS turn on time | $t_{\text {ON(VS) }}$ | - | - | 20 | $\mu \mathrm{S}$ | $\begin{aligned} & \text { 1) 4) } V_{\mathrm{EN}}=5.5 \mathrm{~V} \\ & R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & V_{\mathrm{S}}=0 \rightarrow 13.5 \mathrm{~V} \\ & l_{\mathrm{OUTX}}=80 \% \text { of } \\ & \left(k_{\mathrm{LT}(\mathrm{typ})} / R_{\mathrm{SET}}\right) \end{aligned}$ |

Power Stage

## Electrical Characteristics Power Stage (cont'd)

Unless otherwise specified: $V_{S}=5.5 \mathrm{~V}$ to $18 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}, V_{\text {OUTx }}=3.6 \mathrm{~V}$, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 10.2.16 | Current reduction temperature threshold | $T_{\text {j(CRT) }}$ | - | 140 | - | ${ }^{\circ} \mathrm{C}$ | $\begin{aligned} & { }^{1)} l_{\text {OUTX }}=95 \% \text { of } \\ & \left(k_{\text {LT (typ })} / R_{\mathrm{SET}}\right) \end{aligned}$ |
| 10.2.17 | Output current during current reduction at high temperature | $I_{\text {OUT(CRT) }}$ | 85\% of <br> ( $k_{\text {LT (typ) }}$ <br> $\left./ R_{\text {SET }}\right)$ | - | - | A | $\begin{aligned} & { }^{1)} R_{\mathrm{SET}}=12 \mathrm{k} \Omega \\ & T_{\mathrm{j}}=150^{\circ} \mathrm{C} \end{aligned}$ |

1) Not subject to production test, specified by design
2) see also Figure 8
3) see also Figure 16
4) see also Figure 6

## LITIX ${ }^{\text {TM }}$ Basic

## TLD1311EL

Application Information

## 11 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.


Figure 21 System Diagram N-1 detection
Note: This is a very simplified example of an application circuit. In case of high ISO-pulse requirements a reverse protection diode may be used for LED protection. The function must be verified in the real application.

### 11.1 Further Application Information

- For further information you may contact http://www.infineon.com/


## Package Outlines

## 12 Package Outlines



1) Does not include plastic or metal protrusion of 0.15 max. per side
2) Does not include dambar protrusion

PG-SSOP-14-1,-2,-3-PO V02

Figure 22 PG-SSOP-14

## Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:
http://www.infineon.com/packages.

## LITIX ${ }^{\text {TM }}$ Basic

TLD1311EL

Revision History

## 13 Revision History

| Revision | Date | Changes |
| :--- | :--- | :--- |
| 1.0 | $2013-08-08$ | Inital revision of data sheet |
| 1.1 | $2015-03-19$ | Updated parameters $\mathrm{K}_{\mathrm{LT}}$ and $\mathrm{K}_{\text {ALL }}$ in the chapter Power Stage |
| 1.2 | $2018-04-26$ | Updated to latest template |
| 1.2 | $2018-04-26$ | Updated application drawing |
| 1.2 | $2018-04-26$ | Updated package marking |
| 1.2 | $2018-04-26$ | Updated package figure |

## Table of Contents

1 Overview ..... 1
2 Block Diagram ..... 3
3 Pin Configuration ..... 4
3.1 Pin Assignment ..... 4
3.2 Pin Definitions and Functions ..... 5
4 General Product Characteristics ..... 6
4.1 Absolute Maximum Ratings ..... 6
4.2 Functional Range ..... 7
4.3 Thermal Resistance ..... 7
5 EN Pin ..... 8
5.1 EN Function ..... 8
5.2 Internal Supply Pin ..... 9
5.3 EN Unused ..... 10
5.3.1 EN - Pull Up to VS ..... 10
5.3.2 EN - Direct Connection to VS ..... 10
6 DIS Pin ..... 11
6.1 Electrical Characteristics Internal Supply / EN / DIS Pin ..... 12
7 IN_SET Pin ..... 15
7.1 Output Current Adjustment via RSET ..... 15
7.2 Smart Input Pin ..... 15
$8 \quad$ ST Pin ..... 18
8.1 Diagnosis Selector ..... 18
8.2 Diagnosis Output ..... 18
8.3 Disable Input ..... 18
9 Load Diagnosis ..... 20
9.1 N-1 Detection ..... 20
9.2 Double Fault Conditions ..... 23
9.3 Electrical Characteristics IN_SET Pin and Load Diagnosis ..... 23
10 Power Stage ..... 25
10.1 Protection ..... 25
10.1.1 Over Load Behavior ..... 25
10.1.2 Reverse Battery Protection ..... 25
10.2 Electrical Characteristics Power Stage ..... 26
11 Application Information ..... 29
11.1 Further Application Information ..... 29
12 Package Outlines ..... 30
13 Revision History ..... 31
Table of Contents ..... 32

Trademarks
All referenced product or service names and trademarks are the property of their respective owners.
Edition 2018-04-26
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2018 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

## Email: erratum@infineon.com

## Document reference <br> TLD1311EL

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").
With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.
In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.
The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Drivers category:
Click to view products by Infineon manufacturer:
Other Similar products are found below :
LV5235V-MPB-H MB39C602PNF-G-JNEFE1 MIC2871YMK-T5 AL1676-10BS7-13 AL1676-20AS7-13 AP5726WUG-7 MX877RTR ICL8201 IS31BL3228B-UTLS2-TR IS31BL3506B-TTLS2-TR AL3157F-7 AP5725FDCG-7 AP5726FDCG-7 LV52204MTTBG AP5725WUG-7 STP4CMPQTR NCL30086BDR2G CAT4004BHU2-GT3 LV52207AXA-VH AP1694AS-13 TLE4242EJ AS3688 IS31LT3172-GRLS4-TR TLD2311EL KTD2694EDQ-TR KTZ8864EJAA-TR IS32LT3174-GRLA3-TR ZXLD1374QESTTC MP2488DN-LF-Z NLM0010XTSA1 AL1676-20BS7-13 MPQ7220GF-AEC1-P MPQ7220GF-AEC1-Z MPQ4425BGJ-AEC1-Z IS31FL3737B-QFLS4TR IS31FL3239-QFLS4-TR KTD2058EUAC-TR KTD2037EWE-TR DIO5662ST6 IS31BL3508A-TTLS2-TR MAX20052CATC/V+ MAX25606AUP/V+ BD6586MUV-E2 BD9206EFV-E2 BD9416FS-E2 LYT4227E LYT6079C-TL MP3394SGF-P MP4689AGN-P MPQ4425AGQB-AEC1-Z

