## LITIX ${ }^{\text {TM }}$ Power

## TLD5099EP - Multitopology LITIX ${ }^{\text {TM }}$ Power DC/DC Controller IC



RoHS

## 1 Overview

## Description

The TLD5099EP is a flexibly usable DC/DC boost controller with built in diagnosis and protection features especially designed to drive LEDs. It also
 includes a pulse width modulator to easily implement a dimming function with reduced color shifting and a spread spectrum modulator to improve the EMI performance.

It is designed to support fixed current and fixed voltage configurations in multiple topologies such as Boost, Buck, Buck-Boost, SEPIC and Flyback by simply adjusting the external components. The TLD5099EP drives a low side n-channel power MOSFET from an internal 5 V linear regulator.
The switching frequency is adjustable in the range of 100 kHz to 500 kHz and can also be synchronized to an external clock source. A spread spectrum modulator can be activated to improve the EMI, by moving the energy of narrow harmonics peaks over a broadband spectrum.
The TLD5099EP can be flexibly dimmed by means of analog and/or PWM dimming. The enable function reduces the shut-down current consumption to $I_{\text {Q_OFF }}<15 \mu \mathrm{~A}$ at $105^{\circ} \mathrm{C}$.
The current mode control scheme of this device provides a stable regulation loop maintained by small external compensation components. Additionally an integrated soft start feature limits the current peak as well as voltage overshoot at start-up. This IC is suited for use in the harsh automotive environments.


Figure 1 Typical application: Boost LED driver with short circuit protection circuitry

TLD5099EP
Potential applications

| Type | Package | Marking |
| :--- | :--- | :--- |
| TLD5099EP | PG-TSDSO-14 | TLD5099 |

## Potential applications

- Automotive exterior and interior lighting
- General illumination
- General purpose current/voltage controlled DC/DC driver


## Features

- Fixed current or fixed voltage configuration in Boost, Buck, Buck-Boost, SEPIC and Flyback topology
- Drives low-side external $n$-channel switching MOSFET from internal 5 V voltage regulator
- Flexible switching frequency range from 100 kHz to 500 kHz with spread spectrum modulator
- Synchronization with external clock source
- Wide input voltage range from 4.5 V to 45 V
- Enable \& PWM functions with very low shutdown current: $I_{\text {Q_ofF }}<15 \mu \mathrm{~A}$ at $105^{\circ} \mathrm{C}$
- Analog dimming and PWM dimming feature (embedded or external) to adjust average LED current
- PWMO gate driver for PWM dimming and output disconnection


## Table 1 Product summary

| Feature | Symbol | Range |
| :--- | :--- | :--- |
| Nominal supply voltage range | $V_{\text {IN }}$ | $8 \mathrm{~V} \ldots 34 \mathrm{~V}$ |
| Extended supply voltage range | $V_{\text {IN }}$ | $4.5 \mathrm{~V} \ldots 45 \mathrm{~V}$ <br> $V_{\text {IVCC }}>V_{\text {IVCC,RTH,d }} ;$ parameter deviations possible |
| Switching frequency range | $f_{\text {FREQ }}$ | $100 \mathrm{kHz} \ldots 500 \mathrm{kHz}$ oscillator frequency adjustment range <br> $250 \mathrm{kHz} . . .500 \mathrm{kHz}$ synchronization frequency capture range |
| Maximum duty cycle | $D_{\text {max, fixed }}$ | $91 \%$ fixed frequency mode |
|  | $D_{\text {max,sync }}$ | $88 \%$ synchronization mode |
| Gate driver peak sourcing current | $I_{\text {SWo,SRC }}$ | 380 mA (typical) |
| Gate driver peak sinking current | $I_{\text {SWo,SNK }}$ | 550 mA (typical) |

## Protection and diagnostic functions

- Open circuit and short-to-ground detection
- Output overvoltage protection
- Short to GND protection
- Overtemperature shutdown
- Electrostatic discharge (ESD) protection


## Product validation

Qualified for automotive applications. Product validation according to AEC-Q100/101.

## LITIX ${ }^{\text {TM }}$ Power

TLD5099EP

Table of contents

## Table of contents

1 Overview ..... 1
2 Block diagram ..... 4
3 Pin configuration ..... 5
3.1 Pin assignment ..... 5
3.2 Pin definitions and functions ..... 5
4 General product characteristics ..... 7
4.1 Absolute maximum ratings ..... 7
4.2 Functional Range ..... 9
4.3 Thermal Resistance ..... 9
5 Switching regulator ..... 11
5.1 Description ..... 11
5.2 Electrical characteristics ..... 12
6 Switching oscillator and synchronization ..... 14
6.1 Description ..... 14
6.2 Electrical characteristics ..... 15
6.3 Typical performance characteristics of oscillator ..... 16
6.4 Spread spectrum ..... 17
7 Enable and dimming function ..... 18
7.1 Description ..... 18
7.2 Enable function ..... 18
7.3 Digital PWM dimming function ..... 18
7.4 Embedded PWM dimming function ..... 19
7.5 Electrical characteristics ..... 24
8 Linear regulator ..... 26
8.1 Description ..... 26
8.2 Electrical characteristics ..... 27
9 Protection and diagnostic functions ..... 28
9.1 Description ..... 28
9.2 Electrical characteristics ..... 33
10 Analog Dimming ..... 34
10.1 Purpose of Analog Dimming ..... 34
10.2 Description ..... 34
10.3 Electrical characteristics ..... 38
11 Application information ..... 39
11.1 Further application information ..... 46
12 Package outlines ..... 47
13 Revision history ..... 48

TLD5099EP

## Block diagram

## 2 Block diagram



Figure 2 Block diagram of TLD5099EP

TLD5099EP
Pin configuration

## 3 Pin configuration

### 3.1 Pin assignment



Figure 3 Pin configuration TLD5099EP

### 3.2 Pin definitions and functions

Table 2 Pin definition and function

| \# | Symbol | Direction | Function |
| :---: | :---: | :---: | :---: |
| 1 | IVCC | Output | Internal LDO <br> Used for internal biasing and gate drive. Bypass with external capacitor. Pin must not be left open |
| 2 | swo | Output | Switch gate driver Connect to gate of external switching MOSFET |
| 3 | FPWM | Output | PWM frequency selector Connect external capacitor to set PWM frequency |
| 4 | SWCS | Input | Current sense <br> Detects the peak current through switch |
| 5 | PWMO | Output | PWM dimming Connect to gate of external MOSFET |
| 6 | FBH | Input | Voltage feedback positive Non inverting Input (+) |
| 7 | FBL | Input | Voltage feedback negative Inverting Input (-) |
| 8 | COMP | Input | Compensation <br> Connect R and C network to pin for control loop stability |
| Datasheet |  |  | $\begin{array}{lr} 5 & \text { Rev. 1.00 } \\ 2019-12-16 \end{array}$ |

## Pin configuration

## Table 2 Pin definition and function

| $\#$ | Symbol | Direction | Function |
| :--- | :--- | :--- | :--- |
| 9 | OVFB | Input | Overvoltage protection feedback <br> Connect to resistive voltage divider to set overvoltage threshold |
| 10 | SET | Input | Analog dimming <br> Load current adjustment Pin. Pin must not be left open. If analog <br> dimming feature is not used connect to IVCC pin |
| 11 | FREQ / SYNC | Input | lrequency select or synchronization <br> Connect external resistor to GND to set frequency (two resistor sets are <br> defined for activating or deactivating the Spread Spectrum Modulator) |
| 12 | GND | - | Ground <br> Connect to system ground |
| 13 | EN / PWMI | Input | Enable or PWM <br> Apply logic "low" signal to disable device and put it in low current <br> consumption. <br> Apply logic "high" signal to enable device or PWM signal for dimming <br> LED. <br> Apply an analog signal (in a proper range) to enable a PWM engine which <br> works at a defined duty cycle |
| 14 | IN | Input | Supply <br> Supply for internal biasing |
|  | EP | - | Exposed Pad <br> Connect to external heat spreading GND Cu area (e.g. inner GND layer of <br> multilayer PCB with thermal vias) |

## General product characteristics

## 4 General product characteristics

### 4.1 Absolute maximum ratings

$T_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Table 3 Absolute maximum ratings ${ }^{1)}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Voltage |  |  |  |  |  |  |  |
| IN Supply input | $V_{\text {IN }}$ | -0.3 | - | 45 | V | - | P_4.1.1 |
| EN / PWMI <br> Enable or PWM input | $V_{\text {EN }}$ | -40 | - | 45 | V | - | P_4.1.2 |
| FBH-FBL <br> Feedback erroramplifier differential | $V_{\text {FBH }}-V_{\text {FBL }}$ | -40 | - | 61 | V | The maximum delta must not exceed 61 V Differential signal (not referred to GND) | P_4.1.3 |
| FBH <br> Feedback erroramplifier positive input | $V_{\text {FBH }}$ | -40 | - | 61 | V | The difference between $V_{\text {FBH }}$ and $V_{\text {FBL }}$ must not exceed 61 V , refer to P_4.1.3 | P_4.1.4 |
| FBL <br> Feedback erroramplifier negative input | $V_{\text {FBL }}$ | -40 | - | 61 | v | The difference between $V_{\text {FBH }}$ and $V_{\text {FBL }}$ must not exceed 61 V , refer to P_4.1.3 | P_4.1.5 |
| FBH and FBL current Feedback error amplifier inputs | $I_{\text {FBL }} I_{\text {FBH }}$ | - | 1 | - | mA | $\begin{aligned} & \mathrm{t}<100 \mathrm{~ms}, \\ & V_{\text {FBH }}-V_{\text {FBL }}=0.3 \mathrm{~V} \end{aligned}$ | P_4.1.6 |
| OVFB <br> Overvoltage feedback input | $V_{\text {OVFB }}$ | -0.3 | - | 5.5 | V | - | P_4.1.7 |
| OVFB <br> Overvoltage feedback input | $V_{\text {OVFB }}$ | -0.3 | - | 6.2 | V | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.8 |
| sWCS <br> Switch current sense Input | $v_{\text {swcs }}$ | -0.3 | - | 5.5 | V | - | P_4.1.9 |
| SWCS <br> Switch current sense input | $v_{\text {swcs }}$ | -0.3 | - | 6.2 | V | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.10 |
| SWO <br> Switch gate drive output | $v_{\text {swo }}$ | -0.3 | - | 5.5 | V | - | P_4.1.11 |

## LITIX ${ }^{\text {TM }}$ Power

TLD5099EP

General product characteristics

Table 3 Absolute maximum ratings ${ }^{1{ }^{1}}$

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| swo <br> Switch gate drive output | $v_{\text {swo }}$ | -0.3 | - | 6.2 | v | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.12 |
| FPWM <br> PWM frequency selector | $V_{\text {FPWM }}$ | -0.3 | - | 5.5 | v | - | P_4.1.13 |
| FPWM <br> PWM frequency selector | $V_{\text {FPWM }}$ | -0.3 | - | 6.2 | v | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.14 |
| COMP <br> Compensation input | $V_{\text {COMP }}$ | -0.3 | - | 5.5 | v | - | P_4.1.15 |
| COMP <br> Compensation input | $V_{\text {comp }}$ | -0.3 | - | 6.2 | v | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.16 |
| FREQ / SYNC <br> Frequency and synchronization input | $V_{\text {FREQ }} /$ <br> $V_{\text {Sync }}$ | -0.3 | - | 5.5 | v | - | P_4.1.17 |
| FREQ / SYNC <br> Frequency and synchronization input | $V_{\text {FREQ }} /$ <br> $V_{\text {SYNC }}$ | -0.3 | - | 6.2 | v | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.18 |
| PWMO <br> PWM dimming output | $V_{\text {PWMO }}$ | -0.3 | - | 5.5 | v | - | P_4.1.19 |
| PWMO <br> PWM dimming output | $V_{\text {PWMO }}$ | -0.3 | - | 6.2 | v | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.20 |
| SET <br> Analog dimming | $V_{\text {SET }}$ | -0.3 | - | 45 | v | - | P_4.1.21 |
| IVCC <br> Internal linear voltage regulator output | $V_{\text {IVCC }}$ | -0.3 | - | 5.5 | v | - | P_4.1.23 |
| IVCC Internal linear voltage regulator output | $V_{\text {Ivcc }}$ | -0.3 | - | 6.2 | V | $\mathrm{t}<10 \mathrm{~s}$ | P_4.1.24 |

## Temperature

| Junction temperature | $T_{J}$ | -40 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - | P_4.1.25 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage temperature | $T_{\text {stg }}$ | -55 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - | P_4.1.26 |

## ESD susceptibility

| ESD resistivity of all pins | $V_{\text {ESD_HBM }}$ | -2 | - | 2 | kV | HBM $^{2)}$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ESD resistivity of IN, <br> EN/PWMI, FBH, FBL and <br> SET pin to GND | $V_{\text {ESD_HBM }}$ | -4 | - | 4 | kV | HBM $^{2)}$ | P_4.1.28 |
| ESD resistivity | V $_{\text {ESD_CDM }}$ | -500 |  | 500 | V | CDM $^{3)}$ | P_4.1.29 |
| ESD resistivity corner <br> pins | V $_{\text {ESD_CDM }}$ | -750 |  | 750 | V | CDM $^{3)}$ | P_4.1.30 |

1) Not subject to production test, specified by design
2) ESD susceptibility, Human Body Model "HBM" according to AEC Q100-002
3) ESD susceptibility, Charged Device Mode "CDM" according to AECQ100-011 Rev D

## General product characteristics

## Note:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

### 4.2 Functional Range

Table 4 Functional Range

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Extended supply voltage range | $V_{\text {IN }}$ | 4.5 | - | 45 | V | ${ }^{1)} V_{\text {IVCC }}>V_{\text {IVCC,RTH,d }}$; parameter deviations possible | P_4.2.1 |
| Nominal supply voltage range | $V_{\text {IN }}$ | 8 | - | 34 | V | - | P_4.2.2 |
| Feedback voltage input | $V_{\text {FBH }} ; V_{\text {FBL }}$ | 3 | - | 60 | V | - | P_4.2.3 |
| Junction temperature | $T_{J}$ | -40 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - | P_4.2.4 |

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

### 4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For further information visit https://www.jedec.org

Table 5 Thermal Resistance

| Parameter | Symbol | Values |  |  | Unit | Note or <br> Test Condition | Number |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |  |
| Junction to Case | $R_{\text {thJc }}$ | - | 16 | - | K/W | ${ }^{1 / 2)}$ | P_4.3.1 |
| Junction to Ambient | $R_{\text {thJA }}$ | - | 53 | - | K/W | ${ }^{1 / 3)} 2 \mathrm{~s} 2 \mathrm{p}$ | P_4.3.2 |
| Junction to Ambient | $R_{\text {thJA }}$ | - | 71 | - | K/W | ${ }^{1 / 3)} 1 \mathrm{~s} 0 \mathrm{p}+600 \mathrm{~mm}^{2}$ | P_4.3.3 |
| Junction to Ambient | $R_{\text {thJA }}$ | - | 83 | - | K/W | ${ }^{1 / 3)} 1 \mathrm{~s} 0 \mathrm{p}+300 \mathrm{~mm}^{2}$ | P_4.3.4 |

1) Not subject to production test, specified by design
2) Specified $R_{\text {thJc }}$ value is simulated at natural convection on a cold plate setup (all pins and the exposed pad are fixed to ambient temperature). $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ dissipates 1 W

## General product characteristics

3) Specified $R_{\text {thJA }}$ value is according to JEDEC 2 s 2 p (JESD 51-7) + (JESD 51-5) and JEDEC 1 s 0 p (JESD 51-3) + heatsink area at natural convection on FR4 board; The device was simulated on a $76.2 \times 114.3 \times 1.5 \mathrm{~mm}$ board. The 2 s 2 p board has 2 outer copper layers ( $2 \times 70 \mu \mathrm{mCu}$ ) and 2 inner copper layers ( $2 \times 35 \mu \mathrm{mCu}$ ), A thermal via (diameter $=0.3 \mathrm{~mm}$ and $25 \mu \mathrm{~m}$ plating) array was applied under the exposed pad and connected the first outer layer (top) to the first inner layer and second outer layer (bottom) of the JEDEC PCB. $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$, IC dissipates 1 W

TLD5099EP

## Switching regulator

## 5 Switching regulator

### 5.1 Description

The TLD5099EP regulator is suitable for Boost, Buck, Buck-Boost, SEPIC and Flyback configurations. The constant output current is especially useful for light emitting diode (LED) applications. The switching regulator function is implemented by a pulse width modulated (PWM) current mode controller.
The switching current mode controller uses the peak current through the external power switch and error in the output current to determine the appropriate pulse width duty cycle (on time) for constant output current. The current mode controller provides a modulated signal to an internal gate driver which drives an external n-channel enhancement mode metal oxide field effect transistor (MOSFET) power switch.
The current mode controller also has built-in slope compensation to prevent sub-harmonic oscillations which is a characteristic of current mode controllers operating at high duty cycles (>50\% duty).
An additional built-in feature is an integrated soft start that limits the current through the inductor and external power switch during initialization. The soft start function gradually increases the inductor and switch current over $t_{s S}\left(P \_5.2 .9\right)$ to minimize potential overvoltage at the output.


Figure 4 Switching regulator block diagram

## TLD5099EP

## Switching regulator

### 5.2 Electrical characteristics

$V_{\text {IN }}=8 \mathrm{~V}$ to $34 \mathrm{~V} ; T_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 6 Electrical characteristics: Switching regulator

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Regulator |  |  |  |  |  |  |  |
| Feedback reference voltage | $V_{\text {REF }}$ | 0.29 | 0.30 | 0.31 | V | refer to Figure 36 $\begin{aligned} & V_{\text {REF }}=V_{\text {FBH }}-V_{\text {FBL }} \\ & V_{\text {SET }}=5 \mathrm{~V} \\ & I_{\text {LED }}=350 \mathrm{~mA} \end{aligned}$ <br> Differential signal (not referred to GND) | P_5.2.1 |
| Feedback reference voltage | $V_{\text {REF }}$ | 0.057 | 0.06 | 0.063 | v | refer to Figure 36 $\begin{aligned} & V_{\text {REF }}=V_{\text {FBH }}-V_{\text {FBL }} \\ & V_{\text {SET }}=0.4 \mathrm{~V} \\ & I_{\text {LED }}=70 \mathrm{~mA} \end{aligned}$ <br> Differential signal (not referred to GND) | P_5.2.2 |
| Feedback reference voltage offset | $V_{\text {REF_offset }}$ | - | - | 5 | mV | refer to Figure 24 and Figure 36 $\begin{aligned} & V_{\text {REF }}=V_{\text {FBH }}-V_{\text {FBL }} \\ & V_{\text {SET }}=0.1 \mathrm{~V} \\ & V_{\text {OUT }}>V_{\text {IN }} \end{aligned}$ <br> Differential signal (not referred to GND) | P_5.2.3 |
| Voltage line regulation | $\begin{aligned} & \left(\Delta V_{\text {REF }} / V_{\text {REF }}\right) \\ & / \Delta V_{\text {IN }} \end{aligned}$ | - | - | 0.15 | \%/V | refer to Figure 36 $\begin{aligned} & \mathrm{V}_{\text {IN }}=8 \mathrm{~V} \text { to } 19 \mathrm{~V} ; \\ & \mathrm{V}_{\text {SET }}=5 \mathrm{~V} ; \\ & \mathrm{I}_{\mathrm{LED}}=350 \mathrm{~mA} \end{aligned}$ | P_5.2.4 |
| Voltage load regulation | $\begin{aligned} & \left(\Delta \mathrm{V}_{\text {REF }} / \mathrm{V}_{\text {REF }}\right) \\ & / \Delta \mathrm{I}_{\mathrm{BO}} \end{aligned}$ | - | - | 5 | \%/A | $\begin{aligned} & \text { refer to Figure } 36 \\ & V_{\text {SET }}=5 \mathrm{~V} \text {; } \\ & I_{\text {LED }}=100 \text { to } 500 \mathrm{~mA} \end{aligned}$ | P_5.2.5 |
| Switch peak overcurrent threshold | $v_{\text {SWCs }}$ | 125 | 150 | 175 | mV | $\begin{aligned} & V_{\text {FBH }}=V_{\text {FBL }}=5 \mathrm{~V} \\ & V_{\text {COMP }}=3.5 \mathrm{~V} \end{aligned}$ | P_5.2.6 |
| Maximum duty cycle | $D_{\text {Max,fixed }}$ | 91 | - | - | \% | Fixed frequency mode | P_5.2.7 |
| Maximum duty cycle | $D_{\text {MAX, sync }}$ | 88 | - | - | \% | Synchronization mode | P_5.2.8 |
| Soft start ramp | $t_{\text {ss }}$ | 350 | 1000 | 1500 | $\mu \mathrm{s}$ | refer to Figure 36 $V_{\mathrm{SET}}=5 \mathrm{~V} \text {; }$ <br> $V_{\text {REF }}$ rising from $5 \%$ to $95 \%$ of typ. $V_{\text {REF }}$ | P_5.2.9 |

TLD5099EP

## Switching regulator

Table 6 Electrical characteristics: Switching regulator

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| IFBH <br> Feedback high input current | $I_{\text {FBH }}$ | 38 | 46 | 54 | $\mu \mathrm{A}$ | $V_{\text {FBH }}-V_{\text {FBL }}=0.3 \mathrm{~V}$ | P_5.2.10 |
| IFBL <br> Feedback low input current | $I_{\text {FBL }}$ | 15 | 21 | 27 | $\mu \mathrm{A}$ | $V_{\text {FBH }}-V_{\text {FBL }}=0.3 \mathrm{~V}$ | P_5.2.11 |
| Switch current sense input current | $I_{\text {swcs }}$ | 10 | 50 | 100 | $\mu \mathrm{A}$ | $V_{\text {SWCS }}=150 \mathrm{mV}$ | P_5.2.12 |
| Input undervoltage shutdown | $V_{\text {IN,off }}$ | 3.5 | - | 4.5 | v | $V_{\text {IN }}$ decreasing | P_5.2.13 |
| Input voltage startup | $V_{\text {IN,on }}$ | - | - | 4.85 | v | $V_{\text {IN }}$ increasing | P_5.2.14 |

## Gate driver for external switch

| Gate driver peak sourcing current | $I_{\text {SWo,SRC }}$ | - | 380 | - | mA | ${ }^{1)} V_{\text {swo }}=1 \mathrm{~V}$ to 4 V Current flows out of pin | P_5.2.15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gate driver peak sinking current | $I_{\text {SWo,SNK }}$ | - | 550 | - | mA | ${ }^{1)} V_{\text {swo }}=4 \mathrm{~V}$ to 1 V | P_5.2.16 |
| Gate driver output rise time | $t_{\text {R,SWo }}$ | - | 30 | 60 | ns | $\begin{aligned} & { }^{1)} C_{\mathrm{L}, \mathrm{SWO}}=3.3 \mathrm{nF} ; \\ & V_{\mathrm{SWO}}=1 \mathrm{~V} \text { to } 4 \mathrm{~V} \end{aligned}$ | P_5.2.17 |
| Gate driver output fall time | $t_{\text {F,Swo }}$ | - | 20 | 40 | ns | $\begin{aligned} & { }^{1)} \mathrm{C}_{\mathrm{L}, \mathrm{SWO}}=3.3 \mathrm{nF} ; \\ & \mathrm{V}_{\mathrm{SWO}}=4 \mathrm{~V} \text { to } 1 \mathrm{~V} \end{aligned}$ | P_5.2.18 |
| Gate driver output voltage | $v_{\text {swo }}$ | 4.5 | - | 5.5 | V | ${ }^{1)} C_{\text {L,SWO }}=3.3 \mathrm{nF}$ | P_5.2.19 |

1) Not subject to production test, specified by design

## Switching oscillator and synchronization

## 6 Switching oscillator and synchronization

### 6.1 Description

## RFREQ vs. switching frequency

The internal oscillator is used to determine the switching frequency of the regulator. The switching frequency (from 100 kHz to 500 kHz ) and the status of spread spectrum modulator can be selected with an external resistor referred to GND.
The range scale of the usable resistor is divided in two sections; for lower values of resistor it selects the switching frequency with the spread spectrum modulator "on", while for higher values of the range it selects the switching frequency with the spread spectrum modulator "off".
To set the desired switching frequency with spread spectrum modulator "off", the external resistor value is calculated by means of the formula shown below and is summarized in Figure 7.

$$
\begin{equation*}
R_{\text {FREQ-SSMoff }}=\frac{1}{\left(340 \cdot 10^{-12} \cdot f_{\text {FREQ }}\right)^{1.13}} \tag{6.1}
\end{equation*}
$$

To set the desired switching frequency with spread spectrum modulator "on", the external resistor value is calculated by means of the formula shown below.

$$
\begin{equation*}
R_{F R E Q-S S M o n}=\frac{1}{\left(600 \cdot 10^{-12} \cdot f_{\text {FREQ }}\right)^{0.943}}-(600) \tag{6.2}
\end{equation*}
$$

In addition, the oscillator is capable of changing from the frequency set by the external resistor to a synchronized frequency from an external clock source. If an external clock source is provided on the pin FREQ/SYNC, then the internal oscillator synchronizes to this external clock frequency and the boost regulator switches at the synchronized frequency. The synchronization frequency capture range is 250 kHz to 500 kHz .


Figure 5 Oscillator and synchronization block diagram

TLD5099EP
Switching oscillator and synchronization


Figure 6 Synchronization timing diagram

### 6.2 Electrical characteristics

$V_{\text {IN }}=8 \mathrm{~V}$ to $34 \mathrm{~V} ; T_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 7 Electrical characteristics: Oscillator and synchronization

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Oscillator |  |  |  |  |  |  |  |
| Oscillator frequency | $f_{\text {FREQ }}$ | 250 | 300 | 350 | kHz | $R_{\text {FREQ }}=33 \mathrm{k} \Omega$ | P_6.2.1 |
| Oscillator frequency adjustment range | $f_{\text {FREQ }}$ | 100 | - | 500 | kHz | - | P_6.2.2 |
| FREQ / SYNC supply current | $I_{\text {freQ }}$ | - | - | 3 | mA | $V_{\text {FREQ }}=0 \mathrm{~V}$ | P_6.2.3 |
| Frequency voltage | $V_{\text {FREQ }}$ | 0.56 | 0.6 | 0.64 | v | $\begin{aligned} & R_{\text {FREQ }}=33 \mathrm{k} \Omega \\ & \left(f_{\text {FREQ }}=300 \mathrm{kHz}\right) \end{aligned}$ | P_6.2.4 |
| Synchronization |  |  |  |  |  |  |  |
| Synchronization frequency capture range | $f_{\text {SYNC }}$ | 250 | - | 500 | kHz | - | P_6.2.5 |
| Synchronization signal high logic level valid | $V_{\text {SYNC,H }}$ | 3.0 | - | - | v | ${ }^{12)}$ | P_6.2.6 |
| Synchronization signal low logic level valid | $V_{\text {SYNC,L }}$ | - | - | 0.8 | v | 12) | P_6.2.7 |
| Synchronization signal logic high pulse width | $t_{\text {SYNC,PwM }}$ | 200 | - | - | ns | 12) | P_6.2.8 |

1) Synchronization of external PWM "on" signal to falling edge
2) Not subject to production test, specified by design

Note: $\quad$ Maximum capacitor on pin FREQ / SYNC has to be less than 150 pF (including parasitics effect)

TLD5099EP
Switching oscillator and synchronization

### 6.3 Typical performance characteristics of oscillator



Figure 7 Switching frequency $f_{\text {sw }}$ versus frequency select resistor to GND $R_{\text {FREQ }}$

Table 8 Switching frequency $f_{\text {sw }}$ versus frequency select resistor to GND $R_{\text {FREQ }}$

| $\boldsymbol{R}_{\text {FREQ }}[\mathrm{k} \Omega$ ] | $\boldsymbol{f}_{\text {sw }}[\mathrm{kHz}]$ | Spread spectrum |
| :---: | :---: | :---: |
| 1.8 | 435 | ON |
| 2.2 | 370 |  |
| 2.7 | 311 |  |
| 3.3 | 260 |  |
| 3.9 | 224 |  |
| 4.7 | 188 |  |
| 5.6 | 159 |  |
| 6.8 | 132 |  |
| 8.2 | 110 |  |
| 22 | 422 | OFF |
| 27 | 352 |  |
| 33 | 295 |  |
| 39 | 254 |  |
| 47 | 216 |  |
| 56 | 185 |  |
| 68 | 156 |  |
| 82 | 132 |  |

## TLD5099EP

## Switching oscillator and synchronization

### 6.4 Spread spectrum

The spread spectrum modulation technique significantly improves the EMI performance in the lower frequency range of the spectrum (e.g. $f<30 \mathrm{MHz}$ ).
By using the spread spectrum technique, it is possible to optimize the input and output filters to fulfill the EMC requirements. Moreover, the need for low ESR input capacitors is relaxed because the input capacitor series resistor is important for the low frequency filter characteristic. This can be an economic benefit if there is a strong requirement for average limits.
The modulation frequency $f_{F M}$, (P_6.4.1) is internally fixed, while the modulation depth is a fraction of the switching frequency $f_{\text {DEV }}$ (P_6.4.2).


Figure 8 Spread spectrum modulator

Table 9 Electrical characteristics: Spread spectrum modulator

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Modulation frequency | $f_{\text {FM }}$ | - | 7 | - | kHz | $\begin{aligned} & \text { 1) } \\ & 1.5 \mathrm{k} \Omega \leq R_{\text {FREQ }} \leq 9 \mathrm{k} \Omega \end{aligned}$ | P_6.4.1 |
| Modulation depth | $f_{\text {DEV }}$ | - | 15 | - | \% | 1) <br> Related to switching frequency $f_{\text {FREQ }}$ $1.5 \mathrm{k} \Omega \leq R_{\text {FREQ }} \leq 9 \mathrm{k} \Omega$ | P_6.4.2 |

[^0]Enable and dimming function

## $7 \quad$ Enable and dimming function

### 7.1 Description

Enable and dimming functions are related on the status of the pin EN / PWMI.
For different values of the voltage on this pin, the device has different behaviors as described below:

- If a valid logic "low" is present (it means $V_{\text {EN/PWMI }}<V_{\text {EN/PWMI,OFF }}$ ), the device is powered off (refer to Chapter 7.2)
- If a valid logic "high" is present (it means $V_{\text {EN/PWMI }}>V_{\text {EN/PWMI,ON }}$ ), the device is powered on and it can accept a digital PWM (refer to Chapter 7.3)
- If an analog signal is in between $V_{\text {EN/PWMI,DC_0 }}$ and $V_{\text {EN/PWMI,DC_100 }}$, the device and the embedded PWM engine are powered on (refer to Chapter 7.4)


### 7.2 Enable function

The enable function powers the device on or off. At the start-up or if a valid logic low signal on enable pin EN / PWMI for a time longer than $t_{\text {EN,OFF,DEL }}\left(P_{-} 7.5 .5\right)$ powers off the device; in this case, the current consumption is less than $I_{\text {Q_off }}$ ( $P_{-} 7.5 .23$ ).
At the start-up, to fully activate the device, a valid logic high has to be present while the IVCC reaches the level $V_{\text {IVCC,RTH,i }}$ (P_8.2.8)
The enable function features an integrated pull down resistor $R_{\text {EN_NT }}\left(P_{-} 7.5 .12\right)$, which ensures that the IC is shut down and the power switch is off in case the enable pin EN is left open.

### 7.3 Digital PWM dimming function

The digital PWM dimming function is activated when a valid logic high/low pattern is present on EN / PWMI. The EN / PWMI signal enables and disable the gate drivers (in accordance with the logic signal present in the pin) and modulates the average current on the load. The internal blocks involved in this function are shown in Figure 9.
When PWM logic is activated, the device differentiates between enable off and PWM dimming signal by requiring the enable off at the EN / PWMI pin to stay low for the Enable turn off delay time ( $P_{-} 7.5 .5$ ). The pattern and the timing constraints are shown in Figure 10.


Figure 9 Block diagram and simplified application circuit enable and LED dimming


Figure 10 Timing diagram enable and LED dimming
Note: The slope of the $V_{\text {IVCC }}$ is related to the filter capacitor. Therefore its steady state condition can be achieved after $t_{\text {EN,START }}$.

### 7.4 Embedded PWM dimming function

The embedded PWM dimming function (PWM engine) is activated in the voltage window in between a valid logic "low" level and a valid logic "high" level (P_7.5.8. and P_7.5.9, respectively). In this voltage window, a duty cycle (DC) on PWMO output is generated according to the analog voltage applied on the pin. The desired DC value can be calculated by the following formula:

$$
\begin{equation*}
D C[\%]=\frac{V_{E N / P W M I}-0.32 \cdot V_{I V C C}}{0.24 \cdot V_{I V C C}} \cdot 100[\%] \tag{7.1}
\end{equation*}
$$

On calculation of the $V_{\text {EN/PWMI }}$ voltage, the pull-down resistor (P_7.5.12) that features the shut down when the pin is left open, has to be taken into account. If this value is taken into account and a voltage divider between IVCC and ground is used (Figure 12), the DC can be described by the following formula:

$$
\begin{equation*}
D C[\%]=\frac{\frac{R_{B} \| R_{E N_{I N T}}}{R_{B} \| R_{E N_{-} I N T}+R_{A}}-0.32}{0.24} \cdot 100[\%] \tag{7.2}
\end{equation*}
$$

## LITIXTM Power

TLD5099EP

## Enable and dimming function

The frequency of PWMO signal is also programmable by changing the value of the capacitor on the pin FPWM; two internal current generators charge and discharge the capacitor and this signal supplies an internal divider to produce the desired frequency (Figure 12).


Figure 11 Duty cycle variation as a function of $V_{\text {EN/PWMI }}$


Figure 12 Block diagram of PWM engine
The relation between PWM frequency and the capacitor is described by the following formula:

$$
\begin{equation*}
f_{P W M O}=\frac{1}{511 \cdot C_{F P W M} \cdot\left(V_{F P W M_{-} H}-V_{F P W M_{-} L}\right) \cdot\left(\frac{1}{\left|I_{F P W M_{-} C H}\right|}+\frac{1}{\left|I_{F P W M_{-} D I S}\right|}\right)} \tag{7.3}
\end{equation*}
$$

In the typical case, the variation of $f_{\text {PWMO }}$ as a function of $C_{\text {FPWM }}$ is shown in Figure 13. To have a small impact of parasitic capacitance, it is suggested to put this capacitor quite close to the pin FPWM. The signal produced by the PWM engine (with the desired DC and frequency) enables and disables the gate drivers and modulates the average current on the load.

TLD5099EP
Enable and dimming function


Figure 13 PWM frequency variation as a function of $C_{\text {FPWM }}$

Table 10 Commercial capacitor $C_{\text {FPWM }}$ values vs. PWM frequency $f_{\text {FPWмо }}$

| $\boldsymbol{C}_{\text {FPWM }}[\mathbf{p F}]$ | $\boldsymbol{f}_{\text {FPWMO }}[\mathrm{Hz}]$ |
| :---: | :---: |
| 390 | 502 |
| 470 | 416 |
| 560 | 349 |
| 680 | 288 |
| 820 | 239 |
| 1000 | 196 |

As reported in Chapter 7.2, during the start-up (and only during this phase), the device needs a valid logic high on the pin EN / PWMI to wake-up the internal logic. The valid logic high on pin EN/PWMI has to be granted until the voltage of IVCC reaches its steady state (P_8.2.8). A proposal circuit to obtain this behavior is shown in Figure 14 and the necessary added components are highlighted in the blue box.
It acts as follows:

- at start-up Q1 is off and $V_{\text {IN }}$ supplies pin EN / PWMI through $R_{\text {LIM }}$ and it starts up the circuit
- when the TLD5099EP is ready to work (e.g. the IVCC has reached its steady state), the IVCC switches on Q1 (the current through Q1 is limited by $R_{\text {LIM }}$ )
- then, the voltage on pin EN / PWMI given by the resistor divider $R_{\mathrm{A}}, R_{\mathrm{B}}$ provides the desired duty cycle The diode D1 ensures the proper behavior for the biasing.
This start-up circuit is needed only if embedded PWM dimming function is used. Proper dimensioning of $R_{\text {LIM }}$ and voltage divider ( $R_{\mathrm{A}}$ and $R_{\mathrm{B}}$ ) resistors is needed to ensure the start-up of the device. As described above, $V_{\text {EN/PWMI }}$ has to be higher than $V_{\text {EN/PWMI,ON }}$ during start-up. Fixing $R_{\text {LIM }}, R_{\mathrm{B}}$ can be calculated as follows:

$$
\begin{equation*}
R_{B}>\frac{V_{E N / P W M I, O N}}{\left(V_{I N}-V_{D 1}-V_{E N / P W M I, O N}\right)} \cdot R_{L I M} \tag{7.4}
\end{equation*}
$$

TLD5099EP
Enable and dimming function

Then, $R_{\mathrm{A}}$ has to be calculated in accordance with the desired duty cycle.


Figure 14 Block diagram of analog PWM dimming with simplified application circuit


Figure 15 Timing diagram enable and LED dimming with PWM engine

## LITIX ${ }^{\text {M }}$ Power

TLD5099EP

Enable and dimming function

### 7.5 Electrical characteristics

$V_{\text {IN }}=8 \mathrm{~V}$ to 34 V ; $T_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 11 Electrical characteristics: Enable and dimming

| Parameter | Symbol | Values |  |  | Unit | Note or <br> Test Condition |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |

## Enable / PWM Input

| Enable/PWMI turn on threshold | $V_{\text {EN/PWMI,ON }}$ | 3 | - | - | V | - | P_7.5.1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable/PWMI turn off threshold | $V_{\text {EN/PWMI,OFF }}$ | - | - | 0.8 | v | - | P_7.5.2 |
| Enable/PWMI high input current | $I_{\text {EN/PWM, }}$ H | - | - | 100 | $\mu \mathrm{A}$ | $V_{\text {EN/PWMI }}=16.0 \mathrm{~V}$ | P_7.5.3 |
| Enable/PWMI low input current | $I_{\text {EN/PWMI,L }}$ | - | 0.1 | 1 | $\mu \mathrm{A}$ | $V_{\text {EN/PWMI }}=0.5 \mathrm{~V}$ | P_7.5.4 |
| Enable turn off delay time | $t_{\text {EN,OFF, DEL }}$ | 8 | 10 | 12 | ms | - | P_7.5.5 |
| PWMI min. duty time | $t_{\text {PWMI,H }}$ | 6 | - | - | $\mu \mathrm{s}$ | - | P_7.5.6 |
| Enable startup time | $t_{\text {EN, START }}$ | 100 | - | - | $\mu \mathrm{s}$ | 1) | P_7.5.7 |
| PWM engine min. voltage | $V_{\text {EN/PWM,DC_0 }}$ | $\begin{aligned} & 0.313 \\ & { }^{2} V_{\text {IVCC }} \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.32 \\ { }^{*} V_{\text {IvCC }} \end{array}$ | - | V | PWM engine sets DC $P W M O=0 \%$ | P_7.5.8 |
| PWM engine max. voltage | $V_{\text {EN/PWM, }}$ DC_100 | - | $\begin{array}{\|l\|} \hline 0.56 \\ { }^{*} V_{\text {IVCC }} \end{array}$ | $\begin{aligned} & 0.571 \\ & { }^{*} V_{\text {IVCC }} \end{aligned}$ | V | PWM engine sets DC $P W M O=100 \%$ | P_7.5.9 |
| PWM engine DC | $D C_{\text {PWM }, \text { DC_10\% }}$ | 8.5 | 10 | 11.5 | \% | $V_{\text {EN/PWM }}=0.344^{*} V_{\text {IVCC }}$ | P_7.5.10 |
| PWM frequency range | $f_{\text {PWMo }}$ | 100 | - | 500 | Hz | ${ }^{1}$ | P_7.5.11 |
| Enable/PWMI internal pull-down resistor | $R_{\text {EN_INT }}$ | 0.7 | 1.35 | 2 | $\mathrm{M} \Omega$ | $\begin{aligned} & \text { 1) } \\ & V_{\text {EN/PWMI }}=1.5 \mathrm{~V} . .3 \mathrm{~V} \end{aligned}$ | P_7.5.12 |
| FPWM charging current | $I_{\text {FPWM_CH }}$ | -150 | -200 | -250 | $\mu \mathrm{A}$ | ${ }^{1)}$ | P_7.5.13 |
| FPWM discharging current | $I_{\text {FPWM_DIS }}$ | 150 | 200 | 250 | $\mu \mathrm{A}$ | 1) | P_7.5.14 |
| FPWM voltage rising threshold | $V_{\text {FPWM_H }}$ | 1.9 | 2 | 2.1 | v | 1) | P_7.5.15 |
| FPWM voltage falling threshold | $V_{\text {FPWM_L }}$ | 0.9 | 1 | 1.1 | v | 1) | P_7.5.16 |
| PWM frequency | $f_{\text {PWMo }}$ | 265 | 350 | 435 | Hz | ${ }^{1)} C_{\text {FPWM }}=560 \mathrm{pF}$ | P_7.5.17 |

Gate driver for dimming switch

| PWMO gate driver <br> peak sourcing current | $I_{\text {PWMO,SRC }}$ <br> ${ }^{1)}$ <br> $V_{\text {PWMO }}=1 \mathrm{~V}$ to 4 V <br> Current flows out of <br> pin | P_7.5.18 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PWMO gate driver <br> peak sinking current | $I_{\text {PWMO,SNK }}$ | - | 230 | - | mA |  |

## LITIX ${ }^{\text {TM }}$ Power

TLD5099EP
Enable and dimming function

Table 11 Electrical characteristics: Enable and dimming

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| PWMO gate driver output rise time | $t_{\text {R,Pwmo }}$ | - | 50 | 100 | ns | $\begin{aligned} & { }^{11} C_{\text {LPWMO }}=3.3 \mathrm{nF} ; \\ & V_{\text {PWMO }}=1 \mathrm{~V} \text { to } 4 \mathrm{~V} \end{aligned}$ | P_7.5.20 |
| PWMO gate driver output fall time | $t_{\text {F,PWM }}$ | - | 30 | 60 | ns | $\begin{aligned} & { }^{1)} C_{\text {LPWMO }}=3.3 \mathrm{nF} ; \\ & V_{\text {PWMO }}=4 \mathrm{~V} \text { to } 1 \mathrm{~V} \end{aligned}$ | P_7.5.21 |
| PWMO gate driver output voltage | $V_{\text {PWM }}$ | 4.5 | - | 5.5 | v | ${ }^{1)} C_{\text {L,PwMO }}=3.3 \mathrm{nF}$ | P_7.5.22 |

Current consumption

| Current consumption, shutdown mode | $I_{\text {Q_OFF }}$ | - | - | 15 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {EN/PWMI }}=0.5 \mathrm{~V} ; \\ & T_{J} \leq 105^{\circ} \mathrm{C} ; \\ & V_{\text {IN }}=16 \mathrm{~V} \end{aligned}$ | P_7.5.23 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current consumption, active mode ${ }^{2)}$ | IQ_on | - | - | 7 | mA | $\begin{aligned} & \text { 2) } V_{\text {EN/PWMI }} \geq 4.75 \mathrm{~V} \text {; } \\ & R_{\text {RREQ }}=33 \mathrm{k} \Omega \\ & I_{\mathrm{BO}}=0 \mathrm{~mA} ; \\ & V_{\text {SWO }}=0 \% \text { duty } \\ & \text { cycle } \end{aligned}$ | P_7.5.24 |

1) Not subject to production test, specified by design
2) Dependency on switching frequency and gate charge of external switches

## Linear regulator

## 8 Linear regulator

### 8.1 Description

The internal linear voltage regulator supplies the internal gate drivers with a typical voltage of 5 V and current up to $I_{\text {LIM, min }}$ (P_8.2.2). An external output capacitor with ESR lower than $R_{\text {IVCC,ESR }}$ (P_8.2.5) is required on pin IVCC for stability and buffering transient load currents. During normal operation the external MOSFET switches will draw transient currents from the linear regulator and its output capacitor. Proper sizing of the output capacitor must be considered to supply sufficient peak current to the gate of the external MOSFET switches.

## Integrated undervoltage protection for the external switching MOSFET

An integrated undervoltage reset threshold circuit monitors the linear regulator output voltage ( $\mathrm{V}_{\text {IVCC }}$ ) and resets the device in case the output voltage falls below the IVCC undervoltage reset switch off threshold $\left(\mathrm{V}_{\text {IVCC,RTH,d }}\right)$. The undervoltage reset threshold for the IVCC pin helps to protect the external switches from excessive power dissipation by ensuring the gate drive voltage is sufficient to enhance the gate of an external logic level n-channel MOSFET.


Figure 16 Voltage regulator block diagram and simplified application circuit

TLD5099EP

## Linear regulator

### 8.2 Electrical characteristics

$V_{\text {IN }}=8 \mathrm{~V}$ to 34 V ; $T_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 12 Electrical characteristics: Line regulator

| Parameter | Symbol | Values |  |  | Unit | Note or Test Condition | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |  |
| Output voltage | $V_{\text {IVCC }}$ | 4.85 | 5 | 5.15 | V | $\begin{aligned} & 6 \mathrm{~V} \leq V_{\text {IN }} \leq 45 \mathrm{~V} \\ & 0.1 \mathrm{~mA} \leq I_{\text {IVCC }} \leq 40 \mathrm{~mA} \end{aligned}$ | P_8.2.1 |
| Output current limitation | ${ }_{\text {Lıм }}$ | 51 | - | 90 | mA | $\begin{aligned} & V_{\text {IN }}=13.5 \mathrm{~V} \\ & V_{\text {IVCC }}=4.5 \mathrm{~V} \end{aligned}$ <br> Current flows out of pin | P_8.2.2 |
| Drop out voltage | $V_{\text {DR }}$ | - | - | 0.5 | v | $\begin{aligned} & V_{\text {IN }}=4.5 \mathrm{~V} \\ & V_{\text {IVCC }}=25 \mathrm{~mA} \end{aligned}$ | P_8.2.3 |
| IVCC buffer capacitor | $C_{\text {Ivcc }}$ | 0.47 | 1 | 100 | $\mu \mathrm{F}$ | 1223) | P_8.2.4 |
| IVCC buffer capacitor ESR | $R_{\text {IVCC, ESR }}$ | - | - | 0.5 | $\Omega$ | 12) | P_8.2.5 |
| Undervoltage reset headroom | $V_{\text {IVCC, HDRM }}$ | 100 | - | - | mV | $V_{\text {IVCC }}$ decreasing <br> $V_{\text {IVCC }}-V_{\text {IVCC,RTH,d }}$ | P_8.2.6 |
| IVCC undervoltage reset switch-off threshold | $V_{\text {IVCC,RTH,d }}$ | 3.6 | - | 4.0 | v | ${ }^{4} V_{\text {IvcC }}$ decreasing | P_8.2.7 |
| IVCC undervoltage reset switch-on threshold | $V_{\text {IVCC,RTH, }}$ | - | - | 4.5 | v | $v_{\text {IVCC }}$ increasing | P_8.2.8 |

1) Not subject to production test, specified by design
2) Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum
3) If embedded PWM engine is used, a $4.7 \mu \mathrm{~F}$ value has to be chosen as a minimum
4) Selection of external switching MOSFET is crucial and the $V_{\text {IVC, RTH ,d min }}$. as worst case the threshold voltage of MOSFET must be considered

## Protection and diagnostic functions

## $9 \quad$ Protection and diagnostic functions

### 9.1 Description

The TLD5099EP has integrated circuits to diagnose and protect against output overvoltage, open load, open feedback and overtemperature faults. Additionally the FBH and FBL potential is monitored and in case the LED load is shorted to GND (see description Figure 22) the regulator stops the operation and protects the system. In case any of the six fault conditions occur the PWMO and SWO signal will change to an active logic "low" signal to communicate that a fault has occurred, while IVCC shutdown occurs only in case of overtemperature or input undervoltage (detailed overview in Figure $\mathbf{1 7}$ and Table $\mathbf{1 3}$ below). Figure $\mathbf{1 8}$ illustrates the various open load and open feedback conditions. In case of an overtemperature condition the integrated thermal shutdown function turns off the gate drivers and internal linear voltage regulator. The typical junction shutdown temperature is $175^{\circ} \mathrm{C}\left(T_{J, S D} P_{\_} 9.2 .2\right)$. After cooling down the IC will automatically restart. Thermal shutdown is an integrated protection function designed to prevent IC destruction and is not intended for continuous use in normal operation (Figure 20). To calculate the proper overvoltage protection resistor values an example is given in Figure 21.


Figure 17 Protection and diagnostic function block diagram

## Protection and diagnostic functions

Table 13 Diagnosis truth table ${ }^{1)}$

| Input |  | Output |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Condition | Level | SwO | PWMO | IVCC |
|  | False | Sw | High or Sw | Active |
|  | True | Low | Low | Active |
| Open load | False | Sw | High or Sw | Active |
|  | True | Low | Low | Active |
| Short to GND at LED <br> chain | False | Sw | Low | Active |
|  | True | False | Sw | Active |
|  | True | Low | Low | Active |
| Overtemperature | False | Sw | Active |  |
|  | True | Sw | Active |  |
| Undervoltage at input | False | Low | Shutdown |  |
|  | True | High or Sw | Active |  |

1) Sw = Switching; False = Condition does NOT exist; True = Condition does exist


Figure 18 Open Load and open feedback conditions

## LITIX™ Power

## TLD5099EP

Protection and diagnostic functions


Figure 19 Open load, overvoltage and overtemperature timing diagram

Protection and diagnostic functions


Figure 20 Device overtemperature protection behavior

## Protection and diagnostic functions



Figure 21 Overvoltage protection description

## Short to GND protection for high-side return applications (B2B) from Figure 32 and Figure 33

The FBH and FBL pins features a short to GND detection threshold ( $V_{\text {FBL,FBH_S26 }}$ ). If the potential on these pins is below this threshold the device stops its operation. This means that the PWMO signal changes to inactive state ("low" potential) and the corresponding p-channel ( $T_{\text {DIM2 }}$ ) is switched off accordingly and protects the LED chain. For the B2B application some external components are needed to ensure a "low" potential during a short circuit event. $D_{1}$ and $D_{2}$ are low power diodes (BAS70) and the resistor $R_{\text {PROT }}(10 \mathrm{k} \Omega)$ is needed to limit the current through this path. The diode $D_{3}$ should be a high power diode and is needed to protect the $R_{\mathrm{FB}}$ and the FBH and FBL pins in case of an short circuit to GND event. This short circuit detection and protection concept considers potential faults for LED chains (LED modules) which are separated from the ECU via two wires (at the beginning and at the end of the LED chain). If the short circuit condition disappears, the device will re-start with a soft start.


Figure 22 Short circuit to GND protection

## LITIX ${ }^{\text {M }}$ Power

## TLD5099EP

## Protection and diagnostic functions

### 9.2 Electrical characteristics

$V_{\text {IN }}=8 \mathrm{~V}$ to 34 V ; $T_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 14 Electrical characteristics: Protection and diagnosis

| Parameter | Symbol | Values |  |  | Unit | Note or <br> Test Condition | Number |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |  |
| Short circuit protection <br> FBH and FBL short- <br> circuit fault sensing <br> common mode range$V_{\text {FBL,FBH_S2G }}$ | 1.5 | - | 2 | V | refer to Figure 22 <br> $V_{\text {FBH }}=V_{\text {FBL }}$ <br> decreasing | P_9.2.1 |  |

Temperature protection

| Overtemperature <br> shutdown | $T_{\text {J,SD }}$ | 160 | 175 | 190 | ${ }^{\circ} \mathrm{C}$ | ${ }^{1)}$ refer to Figure 20 | P_9.2.2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Overtemperature <br> shutdown hystereses | $T_{\text {J,SD,HYST }}$ | - | 15 | - | ${ }^{\circ} \mathrm{C}$ | ${ }^{1)}$ | P_9.2.3 |

## Overvoltage protection

| Output overvoltage feedback threshold increasing | $V_{\text {OVFB,TH }}$ | 1.21 | 1.25 | 1.29 | V | refer to Figure 21 | P_9.2.4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output overvoltage feedback hysteresis | $V_{\text {OVFB,HYS }}$ | 50 | - | 150 | mV | ${ }^{1)}$ Output voltage decreasing | P_9.2.5 |
| Overvoltage reaction time | $t_{\text {OVPRR }}$ | 2 | - | 10 | $\mu \mathrm{s}$ | Output voltage decreasing | P_9.2.6 |
| Overvoltage feedback input current | $I_{\text {OVFB }}$ | -1 | 0.1 | 1 | $\mu \mathrm{A}$ | $V_{\text {OVFB }}=1.25 \mathrm{~V}$ | P_9.2.7 |

Open load and open feedback diagnostics

| Open load/feedback threshold | $V_{\text {REF, } 1,3}$ | -100 | - | -20 | mV | refer to Figure 18 $V_{\text {REF }}=V_{\text {FBH }}-V_{\text {FBL }}$ <br> Open circuit 1 or 3 | P_9.2.8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open feedback threshold | $V_{\text {REF,2 }}$ | 0.5 | - | 1 | V | $V_{\text {REF }}=V_{\text {FBH }}-V_{\text {FBL }}$ <br> Open circuit 2 | P_9.2.9 |

1) Specified by design; not subject to production test

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Analog Dimming

## 10 Analog Dimming

The SET pin influences the feedback voltage error amplifier by generating an internal current accordingly to its voltage $\left(V_{\text {SET }}\right)$. If the analog dimming feature is not needed, this pin must be connected to IVCC or external voltage supply higher than 1.6 V . Different application scenarios are described in Figure $\mathbf{2 5}$. This pin can also go outside of the ECU for instance if a thermistor is connected on a separated LED module and the analog dimming input is used to thermally protect the LEDs. For reverse battery protection of this pin an external series resistor should be placed to limit the current.

### 10.1 Purpose of Analog Dimming

1. It is difficult for LED manufacturers to deliver LEDs which have the same brightness, colorpoint and forward voltage class. Due to this relatively wide spread of the crucial LED parameters automotive customers order LEDs from one or maximum two different colorpoint classes. The LED manufacturer must preselect the LEDs to deliver the requested colorpoint class. These preselected LEDs are matched in terms of the colorpoint but a variation of the brightness remains. To correct the brightness deviation an analog dimming feature is needed. The mean LED current can be adjusted by applying an external voltage $V_{\text {SET }}$ at the SET pin.
2. If the DC/DC application is separated from the LED loads the ECU manufacturers aim is to develop one hardware which should be able to handle different load current conditions (e.g. 80 mA to 400 mA ) to cover different applications. To achieve this average LED current adjustment the analog dimming is a crucial feature.

### 10.2 Description

## Application Example

Desired LED current $=400 \mathrm{~mA}$. For the calculation of the correct feedback resistor $R_{\text {FB }}$ the following equation can be used: This formula is valid if the analog dimming feature is disabled and $V_{\mathrm{SET}}>1.6 \mathrm{~V}$.

$$
\begin{equation*}
I_{L E D}=\frac{V_{R E F}}{R_{F B}} \rightarrow R_{F B}=\frac{V_{R E F}}{I_{L E D}} \rightarrow R_{F B}=\frac{0.3 \mathrm{~V}}{400 \mathrm{~mA}}=750 \mathrm{~m} \Omega \tag{10.1}
\end{equation*}
$$

Related electrical parameter is guaranteed with $V_{\text {SET }}=5 \mathrm{~V}\left(P \_5.2 .1\right)$ A decrease of the average LED current can be achieved by controlling the voltage at the SET pin $\left(V_{\text {SET }}\right)$ between 0.1 V and 1.6 V . The mathematical relation is given in the formula below:

$$
I_{L E D}=\frac{V_{S E T}-0.1 V}{5 \cdot R_{F B}}
$$

Refer to the concept drawing in Figure 24.
If $V_{\text {SET }}$ is equal to or smaller than 50 mV , the switching activity is stopped and $I_{\text {LED }}=0 \mathrm{~A}$

TLD5099EP
Analog Dimming


Figure 23 Basic relationship between $V_{\text {REF }}$ and $V_{\text {SET }}$ voltage


Figure 24 Concept drawing analog dimming

## Multi-purpose usage of the analog dimming feature

1. A $\mu \mathrm{C}$ integrated digital analog converter (DAC) output or a stand alone DAC can be used to supply the SET pin of the TLD5099EP. The integrated voltage regulator ( $V_{\text {vVCC }}$ ) can be used to supply the $\mu \mathrm{C}$ or external components if the current consumption does not exceed 20 mA .
2. The analog dimming feature is directly connected to the input voltage of the system. In this configuration the LED current is reduced if the input voltage $V_{I N}$ is decreased. The $\operatorname{DC} / D C$ boost converter increases the duty cycle of SWO if $V_{\text {IN }}$ drops to a lower potential. This causes an increase of the input current consumption. If applications require a decrease of the LED current in respect to $V_{I N}$ variations, this setup can be chosen.
3. The usage of an external resistor divider connected between IVCC (integrated 5 V regulator output and gate buffer pin) SET and GND can be chosen for systems without $\mu \mathrm{C}$ on board. The concept allows to control the LED current via placing cheap low power resistors. Furthermore a temperature sensitive resistor (thermistor) to protect the LED loads from thermal destruction can be connected additionally.
4. If the analog dimming feature is not needed the SET pin must be connected directly to higher than 1.6 V potential (e.g. IVCC potential)
5. Instead of an DAC the $\mu \mathrm{C}$ can provide a PWM signal and an external R-C filter produces a constant voltage for the analog dimming. The voltage level depends on the PWM frequency ( $f_{\text {PWM }}$ ) and duty cycle (DC) which can be controlled by the $\mu \mathrm{C}$ software after reading the coding resistor placed at the LED module.

TLD5099EP
Analog Dimming


Figure 25 Analog dimming in various applications

## LITIX ${ }^{\text {TM }}$ Power

TLD5099EP
Analog Dimming

### 10.3 Electrical characteristics

$V_{\text {IN }}=8 \mathrm{~V}$ to $34 \mathrm{~V} ; T_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 15 Electrical characteristics: Protection and diagnosis

| Parameter | Symbol | Values |  |  | Unit | Note or <br> Test Condition | Number |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. | Max. |  |  |  |
| SET programming range | $V_{\text {SET }}$ | 0 | - | 1.6 | V | ${ }^{1)}$ refer to Figure 23 | $P_{-1} 10.3 .1$ |

1) Specified by design; not subject to production test.

Application information

## 11 Application information

Note: $\quad$ The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.
$\mathrm{POS} / \mathrm{nDRL}$ is the signal that indicates which function is activated (position light or daytime running light).


Figure 26 Boost to ground using embedded PWM engine application circuit - B2G (Boost configuration)

TLD5099EP
Application information


Figure 27 Boost to ground using digital dimming application circuit - B2G (Boost configuration)


Figure 28 SEPIC using embedded PWM engine application circuit (Buck - Boost configuration)

## TLD5099EP

Application information


Figure 29 SEPIC using digital dimming application circuit (Buck - Boost configuration)


Figure 30 Flyback using embedded PWM engine application circuit (Buck - Boost configuration)

TLD5099EP
Application information


Figure 31 Flyback using digital dimming application circuit (Buck - Boost configuration)


Figure 32 Boost to battery using embedded PWM engine application circuit - B2B (Buck - Boost configuration)

## TLD5099EP

Application information


Figure 33 Boost to battery using digital dimming application circuit - B2B (Buck - Boost configuration)


Figure 34 Buck using embedded PWM application circuit

TLD5099EP
Application information


Figure 35 Buck using digital dimming application circuit


Figure 36 Boost voltage application circuit


Figure 37 SEPIC voltage application circuit


Figure 38 Flyback voltage application circuit
Note: $\quad$ The application drawings and corresponding bill of materials are simplified examples. Optimization of the external components must be done according to specific application requirements.

## LITIX ${ }^{\text {TM }}$ Power

TLD5099EP
Application information

### 11.1 Further application information

- For further information you may contact http://www.infineon.com/
- Application Note: TLD509x DC-DC Multitopology Controller IC "Dimensioning and Stability Guideline Theory and Practice"

TLD5099EP

## Package outlines

## 12 Package outlines



1) DOES NOT INCLUDE PLASTIC OR METAL PROTRUSION OF 0.15 MAX. PER SIDE
2) DAMBAR PROTUSION SHALL BE MAXIMUM 0.1MM TOTAL IN EXCESS OF LEAD WIDTH

ALL DIMENSIONS ARE IN UNITS MM
THE DRAWING IS IN COMPLIANCE WITH ISO 128 \& PROJECTION METHOD 1 [ $\square \oplus$ ]

Figure 39 Outline PG-TSDSO-14

## Green product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages
https://www.infineon.com/packages

## LITIX ${ }^{\text {TM }}$ Power

TLD5099EP
Revision history

## 13 Revision history

## Revision History

Page or Item
Subjects (major changes since previous revision)
Rev.1.00; 2019-12-16
Datasheet
Intial release

Trademarks
All referenced product or service names and trademarks are the property of their respective owners.
Edition 2019-12-16
Published by
Infineon Technologies AG
81726 Munich, Germany
© 2019 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

## Email: erratum@infineon.com

## Document reference

LITIX ${ }^{\text {TM }}$ Power TLD5099EP

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").
With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.
In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.
The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Drivers category:
Click to view products by Infineon manufacturer:
Other Similar products are found below :
LV5235V-MPB-H MB39C602PNF-G-JNEFE1 MIC2871YMK-T5 AL1676-10BS7-13 AL1676-20AS7-13 AP5726WUG-7 MX877RTR ICL8201 IS31BL3228B-UTLS2-TR IS31BL3506B-TTLS2-TR AL3157F-7 AP5725FDCG-7 AP5726FDCG-7 LV52204MTTBG AP5725WUG-7 STP4CMPQTR NCL30086BDR2G CAT4004BHU2-GT3 LV52207AXA-VH AP1694AS-13 TLE4242EJ AS3688 IS31LT3172-GRLS4-TR TLD2311EL KTD2694EDQ-TR KTZ8864EJAA-TR IS32LT3174-GRLA3-TR ZXLD1374QESTTC MP2488DN-LF-Z NLM0010XTSA1 AL1676-20BS7-13 MPQ7220GF-AEC1-P MPQ7220GF-AEC1-Z MPQ4425BGJ-AEC1-Z IS31FL3737B-QFLS4TR IS31FL3239-QFLS4-TR KTD2058EUAC-TR KTD2037EWE-TR DIO5662ST6 IS31BL3508A-TTLS2-TR MAX20052CATC/V+ MAX25606AUP/V+ BD6586MUV-E2 BD9206EFV-E2 BD9416FS-E2 LYT4227E LYT6079C-TL MP3394SGF-P MP4689AGN-P MPQ4425AGQB-AEC1-Z


[^0]:    1) Not subject to production test, specified by design
