## TLE8104E

Smart Quad Channel Powertrain Switch

## Data Sheet

V1.4, 2010-04-26

TLE8104E Smart Quad Channel Powertrain Switch

## Table of Contents

## Table of Contents

Table of Contents ..... 2
1 Overview ..... 3
2 Terms ..... 5
3 Pin Configuration ..... 6
3.1 Pin Assignment ..... 6
3.2 Pin Definitions and Functions ..... 6
4 Maximum Ratings and Operating Conditions ..... 7
4.1 Absolute Maximum Ratings ..... 7
4.2 Operating Conditions ..... 8
5 Electrical and Functional Description of Blocks ..... 9
5.1 Power Supply ..... 9
5.2 Parallel Inputs ..... 9
5.3 Power Outputs ..... 11
5.3.1 Electrical Characteristics ..... 11
5.3.2 Timing Diagrams ..... 11
5.3.3 Inductive Output Clamp ..... 12
5.3.4 Protection Functions ..... 12
5.3.4.1 Over Load Protection ..... 13
5.3.4.2 Over Temperature Protection ..... 13
5.3.5 Reverse Polarity Protection ..... 13
5.4 Diagnostic Functions ..... 14
5.5 SPI Interface ..... 15
5.5.1 SPI Signal Description ..... 15
5.5.2 Daisy Chain Capability ..... 16
5.5.3 Timing Diagrams ..... 18
$5.6 \quad \overline{\text { FAULT }}$ pin ..... 18
6 SPI Control ..... 19
6.1 SPI Examples ..... 20
6.1.1 Example: Diagnosis Only ..... 20
6.1.2 Example: Read Back Input and 1-bit Diagnosis ..... 20
6.1.3 Example: Echo Function of SPI ..... 20
6.1.4 Example: OR Operation and Diagnosis ..... 21
6.1.5 Example: AND Operation and Diagnosis ..... 21
6.1.6 Example: All Other Command Words ..... 22
7 Application Description ..... 23
8 Package Outlines ..... 24
9 Revision History ..... 25

## Smart Quad Channel Powertrain Switch coreFLEX




## 1 Overview

## Features

- Overload Protection
- DMOS Overtemperature protection
- Overvoltage protection
- Open load detection
- Low quiescent current mode
- Electrostatic discharge (ESD) protection
- IC Overtemperature warning
- 8-Bit SPI (for diagnosis and control)

- Short to GND detection
- Green Product (RoHS compliant)
- AEC Qualified


## Description

Quad Low-Side Switch in Smart Power Technology (SPT) with four open drain DMOS output stages. The TLE8104E is protected by embedded protection functions and designed for automotive applications. The output stages can be controlled directly by parallel inputs for PWM applications (e.g. gasoline port injection) or by SPI. The parallel inputs can be programmed to be active high or active low. Diagnosis can be read from an 8-bit SPI or by the external fault pin.

| Type | Package | Marking |
| :--- | :--- | :--- |
| TLE8104E | PG-DSO-20 | TLE8104E |

Table 1 Product Summary

| Operating voltage | $V_{\mathrm{S}}$ | $4.5 \ldots 5.5 \mathrm{~V}$ |
| :--- | :--- | :--- |
| Drain source voltage | $V_{\mathrm{DS}(\mathrm{AZ})}$ | $45 \ldots 60 \mathrm{~V}$ |
| Typical On-state resistance CH 1-4 <br> at $T_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | $R_{\mathrm{DS}(\mathrm{ON})}$ | $320 \mathrm{~m} \Omega$ |
| Maximum On-state resistance CH 1-4 <br> at $T_{\mathrm{j}}=150^{\circ} \mathrm{C}$ | $R_{\mathrm{DS}(\mathrm{ON})}$ | $650 \mathrm{~m} \Omega$ |
| Nominal load current CH 1-4 | $I_{\mathrm{D}}$ | 1 A |
| Minimum current limitation CH 1-4 | $I_{\mathrm{D}(\mathrm{lim})}$ | 3 A |



Figure 1 Block Diagram

TLE8104E

## 2 Terms

Figure 2 shows all terms used in this Data Sheet.


Figure 2 Terms
The following is valid for all electrical characteristics cables: Channel related symbols without channel number are valid for each channel separately (e.g. $V_{\mathrm{DS}}$ specification is valid for $V_{\mathrm{DS} 1}, V_{\mathrm{DS} 2}, V_{\mathrm{DS} 3}$ and $V_{\mathrm{DS} 4}$ ).

TLE8104E

## 3 Pin Configuration

### 3.1 Pin Assignment



Figure 3 Pin Configuration (top view)
All GND pins and the heat sink must be connected to GND externally.

### 3.2 Pin Definitions and Functions

| Pin | Symbol | Function |
| :--- | :--- | :--- |
| 1 | GND | Ground |
| 2 | IN2 | Input Channel 2 |
| 3 | OUT1 | Power Output Channel 1 |
| 4 | VS | Supply Voltage |
| 5 | RESET | Reset Input |
| 6 | $\overline{\text { CS }}$ | SPI Chip Select |
| 7 | PRG | Program Input |
| 8 | OUT2 | Power Output Channel 1 |
| 9 | IN1 | Input Channel 1 |
| 10 | GND | Ground |
| 11 | GND | Ground |
| 12 | IN4 | Input Channel 4 |
| 13 | OUT3 | Power Output Channel 3 |
| 14 | FAULT | Fault Output |
| 15 | SO | SPI Signal Out |
| 16 | SCLK | SPI Clock |
| 17 | SI | SPI Signal In |
| 18 | OUT4 | Power Output Channel 4 |
| 19 | IN3 | Input Channel 3 |
| 20 | GND | Ground |

TLE8104E

## 4 Maximum Ratings and Operating Conditions

### 4.1 Absolute Maximum Ratings

## Absolute Maximum Ratings ${ }^{1)}$

$T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values |  | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Max. |  |  |
| 4.1 .1 | Supply Voltage | $V_{\mathrm{S}}$ | -0.3 | 7 | V | - |
| 4.1 .2 | Continuous Drain Source Voltage <br> (OUT1 to OUT4) | $V_{\mathrm{DS}}$ | -0.3 | 45 | V | - |
| 4.1 .3 | Input Voltage, All Inputs and Data <br> outputs, Sense Lines | $V_{\text {IN }}$ | -0.3 | 7 | V | - |
| 4.1 .4 | Output Current per Channel ${ }^{2}$ ) | $I_{\mathrm{D}}$ | 0 | 3 | A | Output ON |
| 4.1 .5 | Maximum Voltage for short circuit <br> Protection (single event) | $V_{\text {SC, single }}$ | - | 30 | V |  |
| 4.1 .6 | Electrostatic Discharge Voltage <br> (human body model) according to $^{\text {EIA/JESD22-A114-E }}$ | $V_{\text {ESD }}$ | -2000 | 2000 | V |  |

1) Not subject to production test, specified by design.
2) Output current rating as long as maximum junction temperature is not exceeded. The maximum output current in the application has to be calculated using $R_{\mathrm{thJA}}$ depending on mounting conditions.
3) Device mounted on PCB ( $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1.5 \mathrm{~mm}$ epoxy, FR4); PCB in test chamber without blown air. All channels have identical loads.

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Note: The TLE8104E fulfils the AEC standard requirements for latch-up on all pins except on pin 14- $\overline{F A U L T}$ and on pin 15-SO

TLE8104E

### 4.2 Operating Conditions

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Typ. | Max. |  |  |
| 4.2 .1 | Output Clamping Energy (single <br> event), linearly decreasing current ${ }^{1)}$ | $E_{\mathrm{AS}}$ | - | - | 50 | mJ | $I_{\mathrm{D}(0)}=1 \mathrm{~A}$, <br> $T_{J(0)}=150{ }^{\circ} \mathrm{C}$ |

## Thermal Resistance

| 4.2 .2 | Junction to case | $R_{\text {thJSP }}$ | - | 2.1 | 3 | $\mathrm{~K} / \mathrm{W}$ | $\mathrm{P}_{\mathrm{V}}=3 \mathrm{~W}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4.2 .3 | Junction to ambient, all channels <br> active $^{2}$ | $R_{\text {thJA }}$ | - | 26 | - | $\mathrm{K} / \mathrm{W}$ | $\mathrm{P}_{\mathrm{V}}=3 \mathrm{~W}$ |

## Temperature Range

| 4.2 .4 | Operating Temperature Range | $T_{\mathrm{j}}$ | -40 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 4.2 .5 | Storage Temperature Range | $T_{\text {stg }}$ | -55 | - | 150 | ${ }^{\circ} \mathrm{C}$ | - |

1) Pulse shape represents inductive switch off: $I_{\mathrm{D}}(t)=I_{\mathrm{D}}(0) \times\left(1-t / t_{\text {pulse }}\right) ; 0<t<t_{\text {pulse }}$
2) PCB set-up according Figure 4


Figure 4 Thermal Simulation - PCB setup

Note: Within the functional range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given by the related electrical characteristics table.

## 5 Electrical and Functional Description of Blocks

### 5.1 Power Supply

The TLE8104E is supplied by power supply line $V_{\mathrm{S}}$, used for the digital as well as the analog functions of the device including the gate control of the power stages. A capacitor between pins VS to GND is recommended.
A $\overline{\text { RESET }}$ pin is available. When a low level is applied to this pin, the device enters sleep mode. In this case, all registers are set to their default values and the quiescent supply current is minimized.
After start-up of the power supply, the $\overline{\text { RESET }}$ pin should be kept low until the Reset Duration Time has expired, reseting all SPI registers to their default values.

## Electrical Characteristics: Power Supply

$V_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, (unless otherwise specified)
all voltages with respect to ground, positive current flowing into pin

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.1.1 | Supply Voltage | $V_{\text {S }}$ | 4.5 | - | 5.5 | V | - |
| 5.1.2 | Supply Current | $I_{\text {S(ON) }}$ | - | 1 | 2 | mA | all channels ON |
| 5.1.3 | Input Low Voltage of pin $\overline{\mathrm{RESET}}$ | $V_{\text {RESET(L) }}$ | -0.3 | - | 1.0 | V | - |
| 5.1.4 | Input High Voltage of pin RESET | $V_{\text {RESET(H) }}$ | 2.0 | - | $V_{\mathrm{S}}+0.3$ | V | - |
| 5.1.5 | High Input Pull-up Current through pin RESET | $I_{\text {RESET(L) }}$ | -100 | -50 | -20 | $\mu \mathrm{A}$ | $V_{\text {RESET }}=2 \mathrm{~V}$, |
| 5.1.6 | Reset duration time ${ }^{1 /}$ | $t_{\text {RESET(L) }}$ | 10 | - | - | $\mu \mathrm{S}$ | - |

1) For proper startup, after the supply $V_{S}$ has reached its final voltage, the RESET pin should be held low until the reset duration time has expired.

### 5.2 Parallel Inputs

Each input signal controls the output stages of its assigned channel. For example, IN1 controls OUT1, IN2 controls OUT2, etc. Please refer to Figure 4 for details.

The PRG pin selects if the input pins are active high or active low and activates either a pull-down or pull-up current source. If PRG is high, the input pins are active high and the pull-down current source is active. If PRG is low, the input pins are active low and the pull-up current source is active. The respective current sources at the input pin ensure that the channels switch off in case of an unconnected pin. The zener diode protects the input circuit against ESD pulses.
The $B O L$ bit can be set via SPI. This bit determines if a Boolean OR or AND operation is performed on the INn signals and their corresponding data bits $\mathrm{CHn}_{I N}$. The default setting of the $B O L$ bit programs the device to perform an OR operation.

TLE8104E


Figure 4 Input Control and Boolean Operator

## Electrical Characteristics: Parallel Inputs

$V_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, (unless otherwise specified)
all voltages with respect to ground, positive current flowing into pin (unless for pin SO)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.2.1 | Input Low Voltage of pin INn | $V_{\text {IN(L) }}$ | -0.3 | - | 1.0 | V | - |
| 5.2.2 | Input High Voltage of pin INn | $V_{\text {IN(H) }}$ | 2.0 | - | $V_{\mathrm{S}}+0.3$ | V | - |
| 5.2 .3 | Input Voltage Hysteresis ${ }^{1 /}$ | $V_{\text {IN(Hys) }}$ | 50 | 100 | 200 | mV | - |
| 5.2.4 | Low Input Pull-up Current through pin INn | $I_{\text {IN(L) }}$ | -100 | -50 | -20 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {IN }}=0 \mathrm{~V}, \\ & \text { PRG }=0 \end{aligned}$ |
| 5.2.5 | High Input Pull-down Current through pin INn | $I_{\text {IN(L) }}$ | 20 | 50 | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {IN }}=V_{\mathrm{S}}, \\ & \text { PRG }=1 \end{aligned}$ |
| 5.2 .6 | Input Low Voltage of pin PRG | $V_{\text {PRG(L) }}$ | -0.3 | - | 1.0 | V | - |
| 5.2.7 | Input High Voltage of pin PRG | $V_{\text {PRG(H) }}$ | 2.0 | - | $\begin{aligned} & V_{\mathrm{S}} \\ & +0.3 \end{aligned}$ | V | - |
| 5.2 .8 | Low Input Pull-up Current through pin PRG | $I_{\text {PRG(L) }}$ | -100 | -50 | -20 | $\mu \mathrm{A}$ | $V_{\mathrm{PRG}}=0 \mathrm{~V}$, |

1) Not subject to production test, specified by design.

TLE8104E

### 5.3 Power Outputs

### 5.3.1 Electrical Characteristics

## Electrical Characteristics: Power Outputs

$V_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, (unless otherwise specified)
all voltages with respect to ground, positive current flowing into pin (unless for pin SO)

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.3.1 | ON Resistance | $R_{\text {DS(ON) }}$ | - | 0.32 | - | $\Omega$ | $\begin{aligned} & T_{\mathrm{J}}=25^{\circ} \mathrm{C}, \\ & V_{\mathrm{S}}=5 \mathrm{~V}, \\ & I_{\mathrm{D}}=1 \mathrm{~A} \end{aligned}$ |
|  |  |  | - | 0.52 | 0.65 | $\Omega$ | $\begin{aligned} & T_{\mathrm{J}}=150^{\circ} \mathrm{C}, \\ & V_{\mathrm{S}}=5 \mathrm{~V}, \\ & I_{\mathrm{D}}=1 \mathrm{~A} \end{aligned}$ |
| 5.3.2 | Output Clamping Voltage | $V_{\text {DS(AZ) }}$ | 45 | 53 | 60 | V | output OFF |
| 5.3 .3 | Over load current limitation | $I_{\mathrm{D}(\text { lim) }}$ | 3 | 4.5 | 6 | A | $V_{\text {DS }}=12 \mathrm{~V}$ |
| 5.3.4 | Output Leakage Current | $I_{\text {D(lkg) }}$ | - | - | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & T_{\mathrm{J}}=150^{\circ} \mathrm{C}, \\ & V_{\mathrm{DS}}=35 \mathrm{~V}, \\ & V_{\mathrm{S}}=5 \mathrm{~V}, \\ & \text { RESET }=0 \end{aligned}$ |
| 5.3 .5 | Turn-On Time | $t_{\mathrm{ON}}$ | $-$ | 5 | 10 | $\mu \mathrm{s}$ | $I_{\mathrm{D}}=1 \mathrm{~A},$ <br> resistive load |
| 5.3 .6 | Turn-Off Time | $t_{\text {OFF }}$ | - | 5 | 10 | $\mu \mathrm{s}$ | $I_{\mathrm{D}}=1 \mathrm{~A},$ <br> resistive load |
| 5.3.7 | Over temperature shutdown threshold ${ }^{1)}$ | $T_{\mathrm{j} \text { (OT) }}$ | 170 | - | 200 | ${ }^{\circ} \mathrm{C}$ | < |
| 5.3.8 | Over temperature restart hysteresis | $\Delta T_{\text {j(OT) }}$ | - | 10 | - | K | - |

### 5.3.2 Timing Diagrams

The power transistors are switched on and off with a dedicated slope either via the parallel inputs or by the $\mathrm{CHn}_{\text {IN }}$ bits of the serial peripheral interface SPI. The switching times $t_{\mathrm{ON}}$ and $t_{\mathrm{OFF}}$ are designed equally. See Figure 5 for details


Figure 5 Switching a Resistive Load

TLE8104E

### 5.3.3 Inductive Output Clamp

When switching off inductive loads, the potential at pin OUT rises to $V_{\mathrm{DS}(\mathrm{CL})}$, as the inductance continues to drive current. The inductive output clamp is necessary to prevent destruction of the device. See Figure 6 for details. The maximum allowed load inductance and current, however, are limited.


Figure 6 Inductive Output Clamp

## Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the TLE8104E. This energy can be calculated with following equation:

$$
E=V_{\mathrm{DS}(\mathrm{CL})} \cdot\left[\frac{V_{\mathrm{bat}}-V_{\mathrm{DS}(\mathrm{CL})}}{R_{\mathrm{L}}} \cdot \ln \left(1-\frac{R_{\mathrm{L}} \cdot I_{\mathrm{D}}}{V_{\mathrm{bat}}-V_{\mathrm{DS}(\mathrm{CL})}}\right)+I_{\mathrm{D}}\right] \cdot \frac{L}{R_{\mathrm{L}}}
$$

The equation simplifies under the assumption of $R_{\mathrm{L}}=0$ :

$$
E=\frac{1}{2} L I_{\mathrm{D}}{ }^{2} \cdot\left(1-\frac{V_{\mathrm{bat}}}{V_{\mathrm{bat}}-V_{\mathrm{DS}(\mathrm{CL})}}\right)
$$

The energy, which is converted into heat, is limited by the thermal design of the component.

### 5.3.4 Protection Functions

The TLE8104E provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered "outside" the normal operating range. Protection functions are not designed for continuous repetitive operation.
Over load and over temperature protections are implemented in the TLE8104E. Figure 7 gives an overview of the protective functions.


Figure 7 Protection Functions

TLE8104E

### 5.3.4.1 Over Load Protection

The TLE8104E is protected in case of over load or short circuit of the load. The current is limited to $I_{\mathrm{DS}(\mathrm{lim})}$. After time $t_{\mathrm{d}(\overline{\text { fault }})}$, the corresponding over load flag CLn is set. The channel may shut down due to over temperature. The over load flag (CLn) of the affected channel is cleared by the rising edge of the $\overline{\mathrm{CS}}$ signal after a successful SPI transmission. For timing information, please refer to Figure 8 for details.


Figure 8 Over Load Behavior

### 5.3.4.2 Over Temperature Protection

A dedicated temperature sensor for each channel detects if the temperature of its channel exceeds the over temperature shutdown threshold. If the channel temperature exceeds the over temperature shutdown threshold, the overheated channel is switched off immediately to prevent destruction. At the same time (no delay), the over temperature flag $T_{n}$ is set. After cooling down, the channel is switched on again with thermal hysteresis $\Delta T_{\mathrm{j}}$.
The over temperature flag of the affected channel is cleared by the rising edge of the $\overline{\mathrm{CS}}$ signal after a successful SPI transmission.

### 5.3.5 Reverse Polarity Protection

In the case of reverse polarity when outputs are turned off, the intrinsic body diode of the power transistor causes power dissipation. The reverse current through the intrinsic body diode has to be limited by the connected load. The $V_{S}$ supply pin must be protected against reverse polarity externally. Please note that neither the over load nor over temperature are functional in reverse current operation.

TLE8104E

### 5.4 Diagnostic Functions

The TLE8104E provides diagnosis information about the device and about the load. The following diagnosis functions are implemented:

- The protective functions (flags $C L n$ and $T n$ ) of channel $n$ are registered in the diagnosis flag $P n$.
- The open load diagnosis of channel n is registered in the diagnosis flag OLn.
- The short to ground monitor information of channel n is registered in the diagnosis flag $S G n$

The diagnosis information of the TLE8104E can either be accessed by the SPI interface or FAULT pin. With the exception of over temperature, a fault is only recognized if it lasts longer than the fault delay time $t_{\mathrm{d}(\overline{f a u l t})}$. When using the SPI interface and fault pin, diagnosis flags are latched in the diagnosis register of the SPI interface. In this case, diagnosis flags are cleared by the rising edge of the $\overline{\mathrm{CS}}$ signal after a successful SPI transmission.
Please see Figure 9 for details.


Figure 9 Block Diagram of Diagnostic Functions

## Electrical Characteristics: Diagnostic Functions

$V_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, (unless otherwise specified)
all voltages with respect to ground, positive current flowing into pin

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.4.1 | Open Load Detection Voltage | $V_{\text {DS(OL) }}$ | $V_{\text {S }}-2.5$ | $V_{\text {S }}-2.0$ | $V_{\text {S }}-1.3$ | V | - |
| 5.4.2 | Output Pull-down Current | $I_{\text {PD(OL) }}$ | 50 | 90 | 150 | $\mu \mathrm{A}$ | $V_{\mathrm{DS}}=32 \mathrm{~V}^{1)}$ |
| 5.4.3 | Short to Ground Detection Voltage | $V_{\mathrm{DS}(\mathrm{SHG})}$ | $V_{\text {S }}-3.3$ | $V_{\text {S }}-2.9$ | $V_{\text {S }}-2.5$ | V | - |
| 5.4.4 | Short to Ground Detection Current | $I_{\text {SHG }}$ | -150 | -100 | -50 | $\mu \mathrm{A}$ | $V_{\mathrm{DS}}=V_{\mathrm{DS}(\mathrm{SHG})}{ }^{2)}$ |
| 5.4.5 | Fault Filtering Time | $t_{d(F A U L T)}$ | 50 | 110 | 200 | $\mu \mathrm{s}$ | - |

1) Channel turned off (INx, PRG, data bit, BOL), $\overline{\text { RESET }}=1$
2) Channel turned off (INx, PRG, data bit, BOL), $\overline{\operatorname{RESET}}=1$ or Channel turned off (INx, PRG), $\overline{\mathrm{RESET}}=0$

TLE8104E

Electrical and Functional Description of Blocks

### 5.5 SPI Interface

The diagnosis and control interface is based on a serial peripheral interface (SPI).
The SPI is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and $\overline{\mathrm{CS}}$. Data is transferred by the lines SI and SO at the data rate given by SCLK. The falling edge of $\overline{\mathrm{CS}}$ indicates the beginning of a data access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of $\overline{C S}$. A modulo 8 counter ensures that data is taken only, when a multiple of 8 bit has been transferred. The interface provides daisy chain capability.


Figure 10 Serial Peripheral Interface
The SPI protocol is described in Section 6. All registers are reset to default values after power-on reset or if the chip is programmed via SPI to enter sleep mode.

### 5.5.1 SPI Signal Description

$\overline{\mathbf{C S}}$ - Chip Select: The system micro controller selects the TLE8104E by means of the $\overline{\mathrm{CS}}$ pin. Whenever the pin is in low state, data transfer can take place. When $\overline{C S}$ is in high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

## $\overline{\mathrm{CS}}$ High to Low transition: $\sim$

- The diagnosis information is transferred into the shift register.


## $\overline{\mathrm{CS}}$ Low to High transition:

$\qquad$

- Command decoding is only done after the falling edge of $\overline{C S}$ and a exact multiple (1, 2, 3, ..) of eight SCLK signals have been detected.
- Data from shift register is transferred into the input matrix register.
- The diagnosis flags are cleared.

SCLK - Serial Clock: This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in low state whenever chip select $\overline{\mathrm{CS}}$ makes any transition.

SI - Serial Input: Serial input data bits are shifted in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The 8 bit input data consist of two parts (control and data). Please refer to Section 6 for further information.

SO - Serial Output: Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the $\overline{\mathrm{CS}}$ pin goes to low state. New data will appear at the SO pin following the rising edge of SCLK. Please refer to Section 6 for further information.

TLE8104E Smart Quad Channel Powertrain Switch

Electrical and Functional Description of Blocks

### 5.5.2 Daisy Chain Capability

The SPI of TLE8104E is daisy chain capable. In this configuration several devices are activated by the same signal $\overline{\mathrm{CS}}$. The SI line of one device is connected with the SO line of another device (see Figure 11), which builds a chain. The ends of the chain are connected with the output and input of the master device, SO and SI respectively. The master device provides the master clock SCLK, which is connected to the SCLK line of each device in the chain.


Figure 11 Daisy Chain Configuration
In the SPI block of each device, there is one shift register where one bit from SI line is shifted in each SCLK. The bit shifted out can be seen at SO. After 8 SCLK cycles, the data transfer for one device has been finished. In single chip configuration, the $\overline{\mathrm{CS}}$ line must go high to make the device accept the transferred data. In daisy chain configuration the data shifted out at device 1 has been shifted in to device 2 . When using three TLE8104E devices in daisy chain, three times 8 bits have to be shifted through the devices. After that, the $\overline{\mathrm{CS}}$ line must go high (see Figure 12).


Figure 12 Data Transfer in Daisy Chain Configuration

## Electrical Characteristics: SPI Interface

$V_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, (unless otherwise specified)
all voltages with respect to ground, positive current flowing into pin

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.5.1 | Input Pull-down Current (SI, SCLK) | $I_{\text {IN(SI,SCLK })}$ | 10 | 20 | 50 | $\mu \mathrm{A}$ | $V_{\mathrm{SI}, \mathrm{SCLK}}=V_{\mathrm{S}}$ |
| 5.5.2 | Input Pull-up Current ( $\overline{\mathrm{CS}}$ ) | $I_{\text {IN( } \overline{\mathrm{CS}})}$ | -50 | -20 | -10 | $\mu \mathrm{A}$ | $V_{\text {CS }}=0 \mathrm{~V}$ |
| 5.5.3 | SO High State Output Voltage | $V_{\text {SO(H) }}$ | $V_{\text {S }}-0.4$ | - | - | V | $I_{\text {SOH }}=2 \mathrm{~mA}$ |
| 5.5.4 | SO Low State Output Voltage | $V_{\text {SO(L) }}$ | - | - | 0.4 | V | $I_{\text {SOL }}=-2.5 \mathrm{~mA}$ |
| 5.5.5 | Serial Clock Frequency (depending on SO load) | $f_{\text {SCLK }}$ | DC | - | 5 | MHz | - |

TLE8104E

## Electrical Characteristics: SPI Interface (cont'd)

$V_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, (unless otherwise specified)
all voltages with respect to ground, positive current flowing into pin

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.5.6 | Serial Clock Period ( $1 / f_{\text {sclk }}$ ) (depending on SO load) | $t_{\text {pSCLK }}$ | 200 | - | - | ns | - |
| 5.5.7 | Serial Clock High Time | $t_{\text {SCLK(H) }}$ | 50 | - | - | ns | - |
| 5.5 .8 | Serial Clock Low Time | $t_{\text {SCLK(L) }}$ | 50 | - | - | ns | - |
| 5.5.9 | Enable Lead Time (falling edge of $\overline{\mathrm{CS}}$ to rising edge of SCLK) | $t_{\text {lead }}$ | 250 | - | - | ns | - |
| 5.5.10 | Enable Lag Time (falling edge of SCLK to rising edge of $\overline{\mathrm{CS}}$ ) | $t_{\text {lag }}$ | 250 | - | - | ns | - |
| 5.5.11 | Data Setup Time (required time SI to falling of SCLK) | $t_{\text {Su }}$ | 20 | - | - | ns | - |
| 5.5.12 | Data Hold Time (falling edge of SCLK to SI) | $t_{\text {H }}$ | 20 | - | - | ns | - |
| 5.5.13 | Disable Time ${ }^{1)}$ | $t_{\text {DIS }}$ | - | - | 150 | ns | - |
| 5.5.14 | Transfer Delay Time ${ }^{2)}$ ( $\overline{\mathrm{CS}}$ high time between two accesses) | $t_{\mathrm{dt}}$ | 200 | - | - | ns | - |
| 5.5.15 | Data Valid Time ${ }^{1)}$ | $t_{\text {valid }}$ | - | $\begin{aligned} & 110 \\ & 120 \\ & 150 \end{aligned}$ | $\begin{aligned} & 160 \\ & 170 \\ & 200 \end{aligned}$ | ns | $\begin{aligned} & C_{\mathrm{L}}=50 \mathrm{pF} \\ & C_{\mathrm{L}}=100 \mathrm{pF} \\ & C_{\mathrm{L}}=220 \mathrm{pF} \end{aligned}$ |
| 5.5.16 | Input Low Voltage | $V_{\text {SILL) }}$ <br> $V_{\mathrm{Cs}(\mathrm{L})}$ <br> $V_{\mathrm{SCLK}(\mathrm{L})}$ | -0.3 | - | 1.0 | V | - |
| 5.5.17 | Input High Voltage | $V_{\mathrm{SI}(\mathrm{H})}$, <br> $V_{\mathrm{CS}(\mathrm{H})}$, <br> $V_{\text {SCLK(H) }}$ | 2.0 | - | $V_{\mathrm{S}}+0.3$ | V | - |
| 5.5.18 | Input Voltage Hysteresis ${ }^{1)}$ | $V_{\text {SI(Hys) }}$ <br> $V_{\mathrm{CS}(\mathrm{Hys})}$, <br> $V_{\text {SCLK(Hys) }}$ | 50 | 100 | 200 | mV | - |
| 5.5.19 | SO Tri-state leakage current | $I_{\text {SOIkg }}$ | -10 |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CS}}=1, \\ & 0 \mathrm{~V} \leq V_{\mathrm{SO}} \leq V_{\mathrm{S}} \end{aligned}$ |

1) Not subject to production test, specified by design.
2) This time is necessary between two write accesses. To get the correct diagnostic information, the transfer delay time has to be extended to the maximum fault delay time $t_{\mathrm{d}(\overline{\mathrm{fault}}))_{\max }}=200 \mu \mathrm{~s}$.

TLE8104E

### 5.5.3 Timing Diagrams



Figure 13 Serial Interface Timing Diagram

### 5.6 FAULT pin

There is a general fault pin (open drain) which shows a high to low transition as soon as an error occurs for any one of the four channels. This fault indication can be used to generate a $\mu \mathrm{C}$ interrupt. Therefore a 'diagnosis' interrupt routine need only be called after this fault indication.
This saves processor time compared to a cyclic reading of the SO information.
Refer to Figure 9 for the block diagram of the diagnostic functions.

## Electrical Characteristics: SPI Interface

$V_{\mathrm{S}}=4.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, T_{\mathrm{j}}=-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, (unless otherwise specified)
all voltages with respect to ground, positive current flowing into pin

| Pos. | Parameter | Symbol | Limit Values |  |  | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | Min. | Typ. | Max. |  |  |
| 5.6 .20 | Low level output voltage of pin | $V_{\text {FAULT }(L)}$ | 0 | - | 0.4 | V | $I_{\text {FAULT }}=1.6 \mathrm{~mA}$ |
|  | FAULT |  |  |  |  |  |  |

## 6 SPI Control

The SPI protocol of the TLE8104E provides two types of registers: control and diagnosis. After power-on reset, all register bits are set to default values.

## Serial Input

Default Value: $\mathbf{0 0}_{\mathrm{H}}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMD |  |  |  | DATA$\left(\mathrm{CH}_{\text {IN }} \mathrm{CH} 3_{\text {IN }} \mathrm{CH} 2_{\text {IN }} \mathrm{CH} 1_{\text {IN }}\right)$ |  |  |  |
| w | w | w | w | w | w | w | w |
| Field | Bits | Type | Description |  |  |  |  |
| CMD | 7:4 | w | Command <br> 0000 Diagnosis only <br> 1100 Read back input and 1-bit diagnosis <br> 1010 Echo function of SPI <br> 0011 BOL bit set for logic OR operation of INn and data bits. The default value for the $B O L$ bit is logic OR. <br> $1111 B O L$ bit set for logic AND operation of $I N n$ and data bits XXXX All other command words are accepted as an OR or AND command with valid data bits depending on the previously programmed Boolean operation. |  |  |  |  |
| DATA | 3:0 | w | Data <br> If Command is 0000 Data bits are ignored. <br> If Command is 1100 Data bits are ignored. <br> If Command is 1010Data bits will appear as bits 3:0 at SO during the next CS period. <br> If Command is 0011 Each of the data bits is OR'ed with its corresponding input signal INn. <br> If Command is 1111 Each of the data bits is AND'ed with its corresponding input signal INn. <br> All other CommandsEach of the data bits is OR'ed or AND'ed with its corresponding input signal INn, depending on the previously programmed Boolean operation. |  |  |  |  |

## Serial Output (Standard Diagnosis)

Default Value: FF $_{\mathrm{H}}$


### 6.1 SPI Examples

Below are examples of the different SPI command words and the resulting behavior of the output channels and Seiral Output pin.

### 6.1.1 Example: Diagnosis Only

The contents of the diagnosis register will be returned during the next SPI access. This command is only active once unless the next control command is again "Diagnosis only" (see Figure 14).
In the example shown in Figure 14, the standard diagnosis reports short circuit to ground for channel 1 (00), open load for channel 2 (01), over load / over temperature for channel 3 (10) and normal operation for channel 4 (11).


Figure 14 Diagnosis Only

### 6.1.2 Example: Read Back Input and 1-bit Diagnosis

The first four bits of SO during the next SPI access give the state of the parallel inputs, denoted by INn. The second four-bit word fed out at SO contains 1-bit diagnosis information of the output ( $1=$ no fault, $0=$ fault ), denoted by Fn (see Figure 15).


Figure 15 Read Back Input and 1-bit Diagnosis

### 6.1.3 Example: Echo Function of SPI

This function can be used to check the proper function of the serial interface. This command connects directly the SI to the SO during the next CS period. This internal connection is only active once unless the next control command is again "Echo function of SPI" (see Figure 16).


Figure 16 Echo Function of SPI

### 6.1.4 Example: OR Operation and Diagnosis

Sets the BOL bit to perform an OR operation on the INn signals and their corresponding data bits $\mathrm{CHn}_{\text {IN }}$. The contents of the diagnosis register will be returned during the next SPI access (see Figure 17). If the OR operation is programmed, it is latched until overwritten by an AND operation. This is the default operation after the device emerges from power-up or Reset mode.


Figure 17 OR Operation and Diagnosis

### 6.1.5 Example: AND Operation and Diagnosis

Sets the $B O L$ bit to perform an AND operation on the $I N n$ signals and their corresponding data bits $C H n_{I N}$. The contents of the diagnosis register will be returned during the next SPI access (see Figure 18). If the AND operation is programmed, it is latched until overwritten by an OR operation, the device enters Reset mode or becomes shut down.


Figure 18 AND Operation and Diagnosis

TLE8104E

### 6.1.6 Example: All Other Command Words

All other control words except for Diagnosis Only, Read Back Input and Echo Function will be accepted as an OR or an AND command with valid data bits, depending on the Boolean operation which was previously programmed (see Figure 19).


Figure 19 All Other Command Words (with previously programmed AND command)

## $7 \quad$ Application Description

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.


Figure 20 Application Circuit
Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

TLE8104E

## 8 Package Outlines



Figure 21 PG-DSO-20 (Plastic Dual Small Outline Package) Green Product

## Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb -free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

## 9 Revision History

Table 2

| Version | Date | Changes |
| :---: | :---: | :---: |
| V1.3 -> V1.4: 2010-04-07 |  |  |
| V1.4 | 2010-04-07 | New cover graphics |
|  |  | Package name changed to PG-DSO-20 |
|  |  | Figure 2: parameters naming corrected to match pin naming |
|  |  | Chapter 4.1: added note to absolute maximum ratings |
|  |  | Item 4.2.3: typ. value changed, $26.2 \mathrm{~K} / \mathrm{W}$->26 K/W |
|  |  | Item 5.1.5: parameter name changed "Low input pull-up current through pin RESET" -> "High input pull-up current through pin RESET" |
|  |  | Item 5.1.5: conditions changed $V_{\text {RESET }}=0 \mathrm{~V}->V_{\text {RESET }}=2 \mathrm{~V}$, |
|  |  | Item 5.1.5: values corrected according to terms |
|  |  | Item 5.2.1: parameter renamed $V_{\text {INL }}->V_{\text {IN(L) }}$ |
|  |  | Item 5.2.2: parameter renamed $V_{\text {INH }}->V_{\mathrm{IN}(\mathrm{H})}$ |
|  |  | Item 5.2.3: parameter renamed $V_{\text {INHys }}->V_{\text {IN(Hys) }}$ |
|  |  | Item 5.2.4: values corrected according to terms |
|  |  | Item 5.2.8: values corrected according to terms |
|  |  | Item 5.4.1, Item 5.4.2 and Item 5.4.4: parameter renamed to fit new test conditions |
|  |  | Item 5.4.2 and Item 5.4.4: test conditions adapted |
|  |  | Item 5.4.4: min and max value corrected |
|  |  | Item 5.4.5 and Item 5.4.6: parameter moved to Chapter 5.6 |
|  |  | Item 5.4.6: parameter renamed $V_{\text {FAULT }}->V_{\text {FAULT(L) }}$ |
|  |  | Item 5.5.2: values corrected according to terms |
|  |  | Item 5.5.3: parameter renamed $V_{\text {SOH }}->V_{\text {SO(H) }}$ |
|  |  | Item 5.5.4: parameter renamed $V_{\text {SOL }}->V_{\text {SO(L) }}$ |
|  |  | Item 5.5.4: test conditions corrected according to terms |
|  |  | Item 5.5.5: parameter renamed $f_{\text {SCLK }}$ |
|  |  | Item 5.5.6: added "(depending on SO load)" |
|  |  | Item 5.5.6: parameter renamed $t_{\text {pSCLK }}$ |
|  |  | Item 5.5.7: parameter renamed $t_{\text {SCKH }} \rightarrow>t_{\text {SCLK(H) }}$ |
|  |  | Item 5.5.8: parameter renamed $t_{\text {SCKL }}->t_{\text {SCLK(L) }}$ |
|  |  | Value changed for tvalid (Item 5.5.15) with $C_{\mathrm{L}}=50 \mathrm{pF}$ |
|  |  | Added $t_{\text {valid }}$ ( Item 5.5.15) with $C_{\mathrm{L}}=100 \mathrm{pF}$ and $C_{\mathrm{L}}=220 \mathrm{pF}$ |
|  |  | Item 5.5.16: parameter added |
|  |  | Item 5.5.17: parameter added |
|  |  | Item 5.5.18: parameter added |
|  |  | Item 5.5.19: parameter added |
|  |  | Chapter 5.5.3: numbering changed 5.6 -> 5.5.3 |
|  |  | Figure 13: parameters naming corrected to match naming in upper electrical characteristics table |
|  |  | Chapter 5.6: chapter added |
|  |  | Figure 20: $V_{\text {dd }}$ changed to $V_{\mathrm{s}}$ |
|  |  | Chapter 7: notes added |

V1.2 -> V1.3: 2009-01-16

Table 2

| Version | Date | Changes |
| :---: | :---: | :---: |
| V1.3 | 2009-01-16 | Reduced device stand-off in Figure 21 |
| V1.1-> V1.2: 2008-09-02 |  |  |
| V1.2 | 2008-09-02 | Removed parameter "Supply Current in Sleep Mode" on page 9 |
| V1.0 -> V1.1: 2008-03-02 |  |  |
| V1.1 | 2008-03-03 | typo corrected page 3: from "Description / Quad Current Sense Low-Side Switch in Smart Power Technology (SPT) with four open drain DMOS output stages...." to "Description / Quad Low-Side Switch in Smart Power Technology (SPT) with four open drain DMOS output stages. ... |
| V0.5 -> V1.0: 2007-06-11 Version Change to "Final" Data Sheet |  |  |
| V1.0 | 2007-06-11 | Information under Maximum Ratings about "DIN Humidity Category" and "IEC Climatic Category" according data sheet standards removed. |
| V1.0 | 2007-07-10 | Thermal Information Chapter 4.2 added |
| V1.0 | 2007-07-26 | Fig 21 updated |

## Edition 2010-04-26

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2010 Infineon Technologies AG

## All Rights Reserved.

## Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

## Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

## Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.
Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:
Click to view products by Infineon manufacturer:
Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR U6513A MIC2012YM-TR MP5095GJ-P TPS2021IDRQ1 TPS2104DBVR TPS22958NDGKR MIC2098-1YMT-TR MIC94062YMT TR MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G FPF1504UCX TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR MIC25051YM MIC94085YFT-TR MIC94042YFL-TR MIC2005-1.2YM6-TR SIP32510DT-T1-GE3 NCP333FCT2G BTS3050TFATMA1 NCP331SNT1G TPS2092DR TPS2063DR MIC2008YML-TR MIC94084YFT-TR MIC2040-1YMM DIO1280WL12

