

6th Generation Intel® Proc Families for H-Pla+6 **Processor**

Xeon® Indefined undefined undefined

undefined undefi



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting: http://www.intel.com/design/literature.htm.

ee .n your undefined was a your undefined was a your undefined und Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [most relevant URL to your product].

No computer system can be absolutely secure.

Intel, Intel Core, Xeon, the Intel logo, are trademarks of Intel Corporation in the U.S. and/or other countries.

erty content of the c *Other names and brands may be claimed as the property of others.




ined undefined undering Contents

rined und		undefined undefined undefined (intel)	efined une
	- 1	inger.	Stine
10	Silver.	(intel)	
, und		defin	
		ed m.	
Conte	ents	define sined	
		illi.	
1 Intro	duction Suppor	11	4 Uno
1.1	1.1.1	Operating Systems Support	
1.2		Management Support	
	1.2.1 1.2.2	Processor Core Power Management	
1100	1.2.3	Memory Controller Power Management	
ined o	1.2.4	Processor Graphics Power Management	
elli,		1.2.4.1Memory Power Savings Technologies141.2.4.2Display Power Savings Technologies14	
		1.2.4.3 Graphics Core Power Savings Technologies14	
1.3 1.4		al Management Support	
1.5		sor Testability	4 nu
1.6	Termin	ology	
1.7		d Documents	ger.
2.1	2.1.1	n Memory Interface	
		2.1.1.1 LPDDR3 Supported Memory Devices	
46illi	2.1.2	System Memory Timing Support	
	2.1.3 2.1.4	System Memory Organization Modes	
	2.1.5		
	2.1.6	Data Scrambling	ndefined un
	2.1.7 2.1.8	ECC H-Matrix Syndrome Codes	sinec.
	2.1.9	Data Swapping	uger.
		DRAM Clock Generation	
		DRAM Reference Voltage Generation	
2.2		Data Swizzling	
Yelli.	2.2.1	PCI Express* Support	
	2.2.2 2.2.3	PCI Express* Architecture	
	2.2.3		
2.3		Media Interface (DMI)	4 V
	2.3.1	DMI Error Flow	
2.4	2.3.2 Process	DMI Link Down 31 sor Graphics 32	undefined u
	2.4.1	API Support (Williams')	711.
	2.4.2	Media Support (Intel® QuickSync & Clear Video Technology HD)32	
red.		2.4.2.1 Hardware Accelerated Video Decode	
Indefined I		2.4.2.3 Hardware Accelerated Video Processing	
	2.4.3	2.4.2.4 Hardware Accelerated Transcoding	
	2.4.4	Switchable/Hybrid graphics	
	2.4.5	GEN 9 Video Analytics	Α'
	2.4.6 2.4.7	GEN 9 (Generation 9) Block Diagram	
2.5		/ Interfaces	"uge,
	aefi ^l	ineo ad	UI.
•	UNG	aden.	
Datasheet, Vol	ume 1 of 2	ad III.	
deill		offine and the second of the s	
		inde, define	
		Switchable/Hybrid graphics	




		adefine	ofined	ed undefined v	ned u
	n ed	undefine	defined undefined s		ndefill.
/into	el)		i sfined	ined u	
		nu i		adefill.	
define				ed ulle	
Juna		DisplayPort* High-Definition Multimedia Int			
	2.5.3	Digital Video Interface (DVI).		43	
	2.5.4 2.5.5	embedded DisplayPort* (eDP* Integrated Audio	·)	43 43	-9.
	2.5.6	Multiple Display Configuration	s (Dual Channel DDR)	44	Filler
		Multiple Display Configurations			
		High-Bandwidth Digital Conter Display Link Data Rate Suppor			
Α'	2.5.10	Display Bit Per Pixel (BPP) Sup	port	47	
7 11 2.6		Display Resolution per Link Win Environmental Control Interfa			
indel. 2.0		PECI Bus Architecture			
3 Ted		Nigo			
3.1	. Intel® V	irtualization Technology (Intel	® VT)	51	
	3.1.1	Intel® Virtualization Technolog	y (Intel [®] VT) for IA-32, In	itel® 64 and Intel®	
	3.1.2	Architecture (Intel [®] VT-X) Intel [®] Virtualization Technolog Technologies	gy (Intel [®] VT) for Directed	I/O (Intel [®] VT-d)53	defille
3.2	Security	Technologies		56	UNO
	3.2.1 3.2.2	Intel [®] Trusted Execution Tech Intel [®] Advanced Encryption S	nology (Intel® IXI) tandard New Instructions ()	56 Intel® AFS-NI)57	
e d	3.2.3	PCLMULQDQ (Perform Carry-L	ess Multiplication Quad Wo	rd) Instruction57	
iefine		Intel [®] Secure Key Execute Disable Bit			
IIIOG		Boot Guard Technology			
ined a	3.2.7	Supervisor Mode Execution Pro	otection (SMEP)	58	
Still	3.2.8 3.2.9	Intel Supervisor Mode Access Intel [®] Memory Protection Exte	Protection (SMAP) ensions (Intel® MPX)	58 58	
	3.2.10	Intel® Software Guard Extensi	ions (Intel® SGX)	59	eine
2.2	3.2.11	Intel® Virtualization Technolog	gy (Intel [®] VT) for Directed	I/O (Intel® VT-d)59	46,1,
3.3	3.3.1	nd Performance Technologies Intel [®] Hyper-Threading Techn	ology (Intel [®] HT Technoloc	60 .v)60	7 n.,
	3.3.2	Intel® Turbo Boost Technology	y 2.0	60	
Jefined undefine	3.3.3	3.3.2.1 Intel [®] Turbo Boost T Intel [®] Advanced Vector Exten			
	3.3.4	Intel® 64 Architecture x2APIC	Sions 2 (Inter AVX2)	61	
d nue	3.3.5	Power Aware Interrupt Routing	a (PAIR)	62	
fines 34	3.3.6 Intel [®] I	Intel [®] Transactional Synchron mage Signal Processor (Intel [®]	ization Extensions (Intel® 7	TSX-NI)62 63	
3.4	3.4.1	Platform Imaging Infrastructu	re	63	
3.5	Debug 1	Fechnologies Intel [®] Processor Trace		64	i afin'
	3.3.1	jement			
4 Po v 4.1		gement ed Configuration and Power Inf			
4.2	Process	or IA Core Power Management		69	
ring	4.2.1	OS/HW controlled P-states 4.2.1.1 Enhanced Intel Spee	MCton® Tochnology	69	
inde		4.2.1.2 Intel [®] Speed Shift T	echnology	70	
ned to	4.2.2	Low-Power Idle States		70	
Aefill.		Requesting Low-Power Idle St Processor IA Core C-State Rul		71 71	
defined undefin	4.2.5	Package C-States		73	
		Package C-States and Display ed Memory Controller (IMC) P		75 76	adeill
4.3	integral	ca hemory controller (IMC) P	ower management		ed undefil
4	ed n.		4 unos	Datasheet, Volume 1 of 2	
4efil				ed ni.	
4 nivor		adetti		lefine.	
		ad un.		Inoc	
4.3 4 4efined undefin		ed Memory Controller (IMC) P		d unde.	



efined undefined uni		define (inte	sed un
	ed nu	under	defille
	efine	(inte	*
d nu		inden.	
fined		ed un	
inder	4.3.1 D	isabling Unused System Memory Outputs	76
	4.3.2 D	RAM Power Management and Initialization	
	4	3.2.2 Conditional Self-Refresh	78
	4	.3.2.3 Dynamic Power-Down	
	4.3.3 D	DR Electrical Power Gating (EPG)	79
4.4	4.3.4 P	ower Trainingess* Power Management	79 79
4.5	Direct Me	dia Interface (DMI) Power Management	79
4.6		Graphics Power Managementemory Power Savings Technologies	
adell.	4	.6.1.1 Intel [®] Rapid Memory Power Management (Intel [®] RMPM)	80
ed uli		.6.1.2 Intel [®] Smart 2D Display Technology (Intel [®] S2DDT)isplay Power Savings Technologies	
fine		.6.2.1 Intel® (Seamless & Static) Display Refresh Rate Switching (DRRS)	
	4	with eDP* Port	80 80
	4	.6.2.3 Smooth Brightness	81
	4	.6.2.5 Low-Power Single Pipe (LPSP)	81
		rocessor Graphics Core Power Savings Technologies	81
	-	.6.3.1 Intel [®] Graphics Dynamic Frequency	82
undeilli 4.7		.6.3.3 Dynamic FPS (DFPS)ptimization	
		gement	
5.1	Processor	Thermal Management	83
		hermal Considerations htel [®] Turbo Boost Technology 2.0 Power Monitoring	
		ntel® Turbo Boost Technology 2.0 Power Control	
		.1.3.1 Package Power Control	
	unos 5	.1.3.3 Turbo Time Parameter (Tau)	86
defined undefined	5.1.4 C	onfigurable TDP (cTDP) and Low-Power Mode	
	5	.1.4.2 Low-Power Mode	87
od uli	5.1.5 T	hermal Management Features	88 .88
efine	5	.1.5.2 Digital Thermal Sensor	90
	5 5	.1.5.3 PROCHOT# Signal	91 91
	5	.1.5.5 Voltage Regulator Protection using PROCHOT#	92
	@	1.5.6 Thermal Solution Design and PROCHOT# Behavior	
	inde, 5	.1.5.8 THERMTRIP# Signal	
· ned	5	.1.5.10 On-Demand Mode	93
defill	5 5	.1.5.11 MSR Based On-Demand Mode	
4 une	5.1.6 Ir	ntel [®] Memory Thermal Management	93
-fine 5.2	5.1.7 S H-Process	cenario Design Power (SDP)sor Line Thermal and Power Specifications	94 94
6 Sign	nal Descrip	tion ACTION	97
6.1	System M	lemory Interface	97
6.2	PCI Expre	ess* Graphics (PEG) Signals	101
	"Inge.	defill	iner
Datasheet, V	olume 1 of 2	tion	5
adefill		istines and his	
Datasneet, V		" Muge	
iefine		ined and une	



31.	ndefine	lefined s		ined un
(in	tel med underine	(DMI) Signals	ed undefined unde	
		unde	adefil!	
6 6 6 6 6 6 6	 .3 Direct Media Interface .4 Reset and Miscellaneo .5 embedded DisplayPort .6 Display Interface Sign .7 Processor Clocking Sig .8 Testability Signals .9 Error and Thermal Pro .10 Power Sequencing Sig 	(DMI) Signals		Jefined L
6	.12 Ground, Reserved and	Non-Critical to Function (NCTF) Signals	5108	
		I-Up/Pull-Down Terminations		
Jefined undefine	.1 Processor Power Rails. 7.1.1 Power and Gro 7.1.2 V _{CC} Voltage Id. 2 DC Specifications 7.2.1 Processor Pow 7.2.1.1 Vcc I 7.2.1.2 Vcc _G 7.2.1.3 VDD 7.2.1.4 VccS 7.2.1.5 VccII 7.2.1.6 Vcc _G 7.2.1.7 Vcc _E 7.2.1.8 VCC 7.2.1.9 VccS 7.2.1.10 VccP 7.2.2 Processor Inter 7.2.2.1 LPDI 7.2.2.2 DDR 7.2.2.3 PCI I 7.2.2.4 Digit 7.2.2.5 emb 7.2.2.6 CMO	pund Pins Jentification (VID) Jer Rails DC Specifications DC Specifications Q DC Specifications Q DC Specifications Q DC Specifications ODC Specifications OPC_1p8 DC Specifications OPC_1p8 DC Specifications DC Specifications PLL DC Sp		defined ndefined
8	.1 Package Mechanical At.2 Package Loading Spec	ttributesifications	125	
deti. 8	.3 Package Storage Spec	ifications	126	
9 P Figur	rocessor Ball Informatio	r Processor and PCH	127	undefine
1-1 1-2 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8	Interior Flex Melhory Techn Interleave (IL) and Non-In PCI Express* Related Reg Video Analytics Common GEN 9 Block Diagram Processor Display Archited DisplayPort* Overview	r Processor and PCH	25 26 30 36	undefin
	line	ined	- 1	
isfined unde		zed undefit.	ed undefined une 1 st 2	



'961,		define sined s	ad um
		Example for PECI Host-Clients Connection	18fine
		ineo ad III.	O
		ndefined (intel	,
	9/11/	Those States	
ile.	Ues	ized c	
inde	2-9	Example for PECI Host-Clients Connection	
rued c	2-10 3-1	Example for PECI EC Connection	
defill.	3-2	Processor Camera System	3
	3-3 4-1	Platform Imaging Infrastructure	
	4-2	Processor Package and IA Core C-States	
	4-3	Idle Power Management Breakdown of the Processor IA Cores	
	4-4 5-1	Package C-State Entry and Exit	
	7-1	Input Device Hysteresis	3
	9-1 9-2	Ball Map (Top View, Upper-Left Quadrant) 12 Ball Map (Top View, Upper-Right Quadrant) 12	
4 une	9-3	Ball Map (Top View, Opper-Right Quadrant)	
	9-4	Ball Map (Top View, Lower-Right Quadrant)	
"uge,			ed ui.
	able	S H-Processor Lines	1 lefine
	1-1	Terminology	6/100
	1-3	Related Documents1	8
	2-1 2-2	Processor DRAM Support Matrix	
10	2-3	Supported DDR4 ECC SODIMM Module Configurations (H-Processor Line)	0
, Illion	2-4 2-5	Supported DDR4 Memory Down Module Configurations (H-Processor Line)	
	2-6	DRAM System Memory Timing Support2	2
defill	2-7		
Und	2-8 2-9	ECC H-Matrix Syndrome Codes	
		H-Processor Line 4+4e Die-to-Package DDR Data Swizzling	7 79e,
	2-11 2-12	PCI Express* Bifurcation and Lane Reversal Mapping	9 9
	2-13	Hardware Accelerated Video Decoding	3
		Hardware Accelerated Video Encode	
60.		GT2/3/4 Graphics Frequency (H-Processor Line)	
ed un		VGA and Embedded DisplayPort* (eDP*) Bifurcation Summary	
1efine		B Embedded DisplayPort* (eDP*)/DDI Ports Availability	
Jundefined und	2-20	Display Resolutions and Link Bandwidth for Multi-Stream Transport calculations 3	9
		Processor Supported Audio Formats over HDMI and DisplayPort*	
	2-23	H-Processor line Display Resolution Configuration4	5 11/10
		H-Processor line Display Resolution Configuration when DP @ 30 Hz4 HDCP Display supported Implications4	
		Display Link Data Rate Support4	
	2-27	Display Resolution and Link Rate Support4	6
4 UN	2-28 2-29	B Display Bit Per Pixel (BPP) Support	
	2-30		
ed undefined un	2-31 4-1	Display Bit Per Pixel (BPP) Support	7
ig or,	4.3	Integrated Memory Controller (IMC) States	8 sine
	4-3	Supported Resolutions1 for HBR (2.7Gbps) By Link Width	B
		aden.	
n	atasheet	z, Volume 1 of 2	7
b. defined ur		ined i	-
		adefin'	
		d un	
16/11.		iner and in	



,		define		ed u
		Direct Media Interface (DMI) States		defille
(int	el) el la companya de la companya della companya della companya de la companya della companya de	ig ni.	
		inde, adelin		
101				
INDO	4-4 4-5	Direct Media Interface (DMI) States	00	
ineo.	4-6	Targeted Memory State Conditions	78	
	5-1	Configurable TDP Modes		_ \
	5-2	TDP Specifications (H-Processor Line)	95	" Veo
	5-3 6-1	Junction Temperature Specifications (H-Processor Line)		46. LIII.
	6-2	LPDDR3 Memory Interface		10.
	6-3	DDR4 Memory Interface	99	
	6-4	System Memory Reference and Compensation Signals		
	6-5	PCI Express* Interface		
	6-6 6-7	DMI Interface Signals		
A Ullie	6-8	embedded DisplayPort* Signals		
"inec	6-9	Display Interface Signals	. 103	
		Processor Clocking Signals		
		Testability Signals		
		Error and Thermal Protection Signals		Ye,
		Processor Power Rails Signals		
	6-15	GND, RSVD, and NCTF Signals	. 108	
		Processor Internal Pull-Up/Pull-Down Terminations		
		Processor Power Rails		
6	7-2 7-3	Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current Specifications Processor Graphics (Vcc_{GT} and Vcc_{GT-X}) Supply DC Voltage and Current Specifications		
4 Ulli	7-4	Memory Controller (VDDQ) Supply DC Voltage and Current Specifications		
	7-5	System Agent (VccSA) Supply DC Voltage and Current Specifications	.113	
SI	7-6	Processor I/O (Vcc _{IO}) Supply DC Voltage and Current Specifications		
		VCC _{OPC} Voltage levels		
	7-8 7-9	Processor OPC (Vcc _{OPC}) Supply DC Voltage and Current Specifications		gelli
		Processor EOPIO (Vcc _{EOPIO}) Supply DC Voltage and Current Specifications		Ulli
	7-11	Processor OPC (VCC_OPC_1p8) Supply DC Voltage and Current Specifications	. 116	
		Vcc Sustain (Vcc _{ST}) Supply DC Voltage and Current Specifications		
		Vcc Sustain Gated (VccSTG) Supply DC Voltage and Current Specifications		
		Processor PLL (VCCPLL) Supply DC Voltage and Current Specifications		
od ui.		LPDDR3 Signal Group DC Specifications		
	7-17	DDR4 Signal Group DC Specifications		
defined un		PCI Express* Graphics (PEG) Group DC Specifications	. 120	
		Digital Display Interface Group DC Specifications (DP*/HDMI*)embedded DisplayPort* (eDP*) Group DC Specifications	120	
		CMOS Signal Group DC Specifications	. 121	undefin
		GTL Signal Group and Open Drain Signal Group DC Specifications	. 121	n'u'
		PECI DC Electrical Limits		
	8-1	Package Mechanical Attributes		
		Package Loading Specifications	125	
71.	9-1	Processor Ball List	. 132	
		une ader		
efin		ineo dul.		
		dett.		
idefined ur		1 nur		i efil
		ineo d'un.		INOF
		defin.		9 0.
		Package Storage Specifications	eline	d undefil
8		Datasheet, Volume	1 of 2	
		nes Batasneet, volume		
		adelli		
ined s		d III.		
iefil.		iner and my		



ndefined undefined undefined undefined

81.		indefine		defined		sined un
	ed uni	Jefined L	, undefine	ed unic	(intel)	
sined unde	Rev	ision His	story	undefine	ig un.	
S _L L.		indefine		defined by		eined u
	Revision Number	ined w	Description	od muos	Revision Date	geil.
	001	Initial release	1efin	<u> </u>	October 2015	-
2	002	•	cessor Lines DR3L/-RS Signal Group DC Spec DR4/-RS Signal Group DC Specif		October 2015	
ed uno	003	 Updated Section 5.2 Not Updated Table 5-2 and T 		defill	December 2015	
defined un	oo4	 Updated Section 2.1, Sy Updated note for Table 2 Updated Table 2-16, GT Added Table 2-17, Embe Updated Table 2-18, Dis Calculations. Added Table 2-19, Displicalculations Added Section 2.5.7, Mc Added Section 2.5.7, Mc Added Table 2-26, HDCF Updated Section 3.3.2.1 Updated Table 5-2, TDP Updated Table 6-4, Syst Updated Table 6-13, Pool Updated Table 6-114, Procupated Table 7-1, Procupated Table 7-2, Procupated Table 7-2, Procupated Table 7-2, Procupated Table 7-5, Syst Added Section 7.2.1.6, Added Section 7.2.1.6, Added Section 7.2.1.8, Added Section 7.2.1.8, Added Section 7.2.1.8, Added Section 7.2.1.9, Procupated Table 7-15, Procupated Table 7-17, DD Updated Table 7-17, DD Updated Table 7-20, em Updated Table 7-20, em Updated Table 7-23, PEC 	ystem Memory Interface 2-14, Hardware Accelerated Vid 2/3/4 Graphics Frequency (H-Piedded DisplayPort* (eDP*)/DDI splay Resolutions and Link Bandwi lay Resolutions and Link Bandwi lultiple Display Configurations (S P DIsplay Supported Implication 1, Intel® Turbo Boost Technolog P Specifications (H-Processor Lin tem Memory Reference and Con wer Sequencing Signals becessor Power Rails Signals becessor Power Rails becessor IA Core (Vcc) Active and cessor Graphics (Vccc _{GT} and Vcc cory Controller (V _{DQQ}) Supply DC tem Agent (Vcc _{SA}) Supply DC Vcc _{OPC} DC Specifications Vcc _{EOPIO} DC Specifications VCC_OPC_1P8 DC Specifications VCC_OPC_1P8 DC Specification	rocessor) Ports Availability width for Multi-Stream Transport dth for Multi-Stream Transport dight	ent	ndefined
Indefined L	Indefined	• Updated Table 8-1, Pack	kage Mechanical Attributes	ply DC Voltage and Current cations DC Specifications	fined undefined	d undefin
refined			4 under	500	efine	
Gille				-dui.		



	e indefined undefined undefined	defined undefine
	e indefined undefined undefined	, undett.
(Int	el define	Stined
Stines	aged ull	4 unde
Revision Number	Description	Revision Date
005	 Added 6th Generation Intel® Core™ processor SKUs i5-6685R, i5-6585R, and i7-6785R Updated Table 2-3, "Supported DDR4 Non-ECC SODIMM Module", Added Raw Card C (2G) Updated Table 2-5, "Supported DDR4 Memory Down Device Configurations". Added x16 Is support. Updated Section 2.1.2, "System Memory Timing Support". Updated Section 2.5.7, "Multiple Display Configurations (Single Channel DDR)" Updated Table 6-13, "Power Sequencing Signals", ZVM# signal. Updated Table 7-2, "Processor IA Core (Vcc) Active and Idle Mode DC Voltage and Currer Specifications", Note 3. Updated Table 7-4, "Memory Controller (V_{DDQ}) Supply DC Voltage and Current Specifications Updated Section 7.2.1.7, first paragraph. Updated Table 7-10, "Processor EOPIO (Vcc_{EOPIO}) Supply DC Voltage and Current Specifications", TOB_{VCCEOPIO} Updated Table 7-12, "VCC Sustain (Vcc_{ST}) DC Voltage and Current Specifications", TOB_{STG} Updated Table 7-13, "Vcc Sustain Gated (VccSTG) Supply DC Voltage and Current Specifications", TOB_{STG} Updated Table 7-14, "Processor PLL (Vcc_{PLL}) Supply DC Voltage and Current Specification TOB_{CCPIL} 	ons" May 2016
006	 Updated Table 7-15, "Processor PLL OC (VccPLL_OC) Supply DC Voltage and Current Specifications", TOB_{CCPLL_OC} Minor edits throughout for clarity. Added Intel[®] Xeon[®] processors E3-1585 v5, E3-1585L v5, E3-1565L v5, E3-1578L v5, E1558L v5 Updated Table 5-2, "TDP Specifications". Added Quad Core GT4 35W with OPC Updated Table 7-2, "Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current 	4 unde
ed ullowed	Specifications". Added H(35W) to I _{CCMAX} • Updated Table 7-3, "Processor Graphics (VccGT and VccGT-X) Supply DC Voltage and Curr	410
007	Specifications". Added H(35W) to I _{CCMax_GT} /I _{CCMax_GTx} • Minor updates for clarity • Added Chapter 9, Ballout Information	January 2017
08	 Updated Table 2-3, "Supported DDR4 ECC SODIMM Module Configurations" Updated Table 2-4, Supported DDR4 Memory Down Module Configurations". Added note 	August 2017
009	Removed Section 2.4.1 "Operating Systems Support"	May 2018
	Added Section 1.1.1 "Operating Systems Support" Updated Section 1.1.1 "Operating Systems Support"	
011	Updated Chapter 7, Electrical Specifications Section 7.1.2 VCC Voltage Identification (VIII))) July 2020
011	Updated Chapter 7, Electrical Specifications Section 7.1.2 VCC Voltage Identification (VIII) § §	efines undi
fined undefin	Updated Section 1.1.1 "Operating Systems Support" Updated Chapter 7, Electrical Specifications Section 7.1.2 VCC Voltage Identification (VIII) S S S	defined unoc
10 sined undefil	led r.	Datasheet, Volume 1 of 2





1 Introduction

The 6th Generation Intel[®] Core[™] processor family and Intel[®] Xeon[®] processor E3-1500 v5 product family for H-Platforms are a 64-bit, multi-core processor built on 14-nanometer process technology.

The H-Processor Lines are offered in a 2-Chip Platform and are connected to a discrete Intel $^{\circledR}$ 100 Series Chipset Family Platform Controller Hub (PCH) chip on the motherboard. See the following figure.

Some of the processor SKUs are offered with On-Package Cache.

This document covers the H-Processor Line.

Table 1-1. H-Processor Lines

Processor Line ¹	Package	SKU Name	Base TDP	Processor IA Cores	Graphics Configuration	On Package Cache	Platform Type
H-Processor Line	BGA1440	SKL-H 35W	35W	2	GT2	N/A	le,
		SKL-H 45W	45W		GT2	N/A	2-Chip
		SKU-H 35W, 45W, 65W	35W, 45W, 65W	4	GT4	128MB	
Notos		100			20,0		

Note:

Throughout this document, the 6th Generation Intel[®] Core[™] processor family and Intel[®] Xeon[®] processor E3-1500 v5 family may be referred to simply as "processor".

Throughout this document, the Intel[®] 100 Series Chipset Family Platform Controller Hub (PCH) chip may be referred to simply as "PCH".

This document is for the following SKUs:


- 6th Generation Intel[®] Core[™] processor family H-Processors
 - i7-6920HQ, i7-6820HQ, i7-6820HK, i7-6700HQ, i5-6440HQ, i5-6300HQ, i3-6100H, i7-6970HQ, i7-6870HQ, i7-6770HQ, i5-6350HQ, i5-6685R, i5-6585R, i7-6785R
- Intel[®] Xeon[®] processor E3-1500 v5 product family H-Processors
 - E3-1575M v5, E3-1545M v5, E3-1515M v5, E3-1535M v5, E3-1505M v5,
 E3-1585 v5, E3-1585L v5, E3-1565L v5, E3-1578L v5, E3-1558L v5

Not all processor interfaces and features are present in all SKUs. For details, refer to the Specification Update.

Processor lines offering may change.



Figure 1-1. **H-Processor Line Platforms**





1.1 Supported Technologies

- Intel[®] Virtualization Technology (Intel[®] VT)
- Intel® Active Management Technology 11.0 (Intel® AMT 11.0)
- Intel[®] Trusted Execution Technology (Intel[®] TXT)
- Intel[®] Streaming SIMD Extensions 4.2 (Intel[®] SSE4.2)
- Intel[®] Hyper-Threading Technology (Intel[®] HT Technology)
- Intel[®] 64 Architecture
- Execute Disable Bit
- Intel[®] Turbo Boost Technology 2.0
- Intel[®] Advanced Vector Extensions 2 (Intel[®] AVX2)
- Intel[®] Advanced Encryption Standard New Instructions (Intel[®] AES-NI)
- PCLMULQDQ (Perform Carry-Less Multiplication Quad word) Instruction
- Intel[®] Secure Key
- Intel[®] Transactional Synchronization Extensions (Intel[®] TSX-NI)
- PAIR Power Aware Interrupt Routing
- SMEP Supervisor Mode Execution Protection
- Intel[®] Boot Guard
- · On-package Cache Memory
- Intel[®] Software Guard Extensions (Intel[®] SGX)
- Intel[®] Memory Protection Extensions (Intel[®] MPX)
- Intel[®] Processor Trace

Note: The availability of the features may vary between processor SKUs.

Refer to Chapter 3 for more information.

1.1.1 Operating Systems Support

Processor	Windows* 10	Windows* 8.1	Windows* 7	os x	Linux*	Chrome*
Line	64-bit	64-bit	64- & 32-bit		OS	OS
H-Processor Line	Yes	Yes	Yes	Yes	Yes	No

1.2 Power Management Support

1.2.1 Processor Core Power Management

- Full support of ACPI C-states as implemented by the following processor C-states:
 - C0, C1, C1E, C3, C6, C7, C8, C9, C10
- Enhanced Intel SpeedStep[®] Technology

Refer to Section 4.2 for more information.



1.2.2 System Power Management

• S0/S0ix, S3, S4, S5

Refer to Chapter 4, "Power Management" for more information.

1.2.3 Memory Controller Power Management

- Disabling Unused System Memory Outputs
- DRAM Power Management and Initialization
- Initialization Role of CKE
- · Conditional Self-Refresh
- Dynamic Power Down
- DRAM I/O Power Management
- DDR Electrical Power Gating (EPG)
- Power training

Refer to Section 4.3 for more information.

1.2.4 Processor Graphics Power Management

1.2.4.1 Memory Power Savings Technologies

- Intel[®] Rapid Memory Power Management (Intel[®] RMPM)
- Intel[®] Smart 2D Display Technology (Intel[®] S2DDT)

1.2.4.2 Display Power Savings Technologies

- Intel[®] (Seamless & Static) Display Refresh Rate Switching (DRRS) with eDP* port
- Intel[®] Automatic Display Brightness
- Smooth Brightness
- Intel[®] Display Power Saving Technology (Intel[®] DPST 6)
- Panel Self-Refresh 2 (PSR 2)
- Low Power Single Pipe (LPSP)

1.2.4.3 Graphics Core Power Savings Technologies

- Intel[®] Graphics Dynamic Frequency
- Intel[®] Graphics Render Standby Technology (Intel[®] GRST)
- Dynamic FPS (Intel® DFPS)

Refer to Section 4.6 for more information.



1.3 Thermal Management Support

- Digital Thermal Sensor
- Intel[®] Adaptive Thermal Monitor
- THERMTRIP# and PROCHOT# support
- On-Demand Mode
- Memory Open and Closed Loop Throttling
- Memory Thermal Throttling
- External Thermal Sensor (TS-on-DIMM and TS-on-Board)
- Render Thermal Throttling
- · Fan speed control with DTS
- Intel[®] Turbo Boost Technology 2.0 Power Control

Refer to Chapter 5, "Thermal Management" for more information.

1.4 Package Support

The processor is available in the following packages:

• A 42 mm x 28 mm BGA package (BGA1440) for H-processor line


1.5 Processor Testability

An XDP on-board connector is a must to enable the processor full debug capabilities. For the processor SKUs, a merged XDP connector is highly recommended to enable lower C-state debug.

Note:

When separate XDP connectors will be used at C8–C10 states, the processor will need to be waked up using the PCH.

Figure 1-2. Merged XDP Connector for Processor and PCH



The processor includes boundary-scan for board and system level testability.



ndefined und 1.6

Table 1-2.

	ndefine	,	iefined.	
(int	el) hed undering	ogy defined undefine	ed unoc	Introduction
1.6	Terminolo	gy defined in		ined undefile
Table 1	-2. Terminology (S	heet 1 of 3)	ined uli.	
	Term		Description	
	4K	Ultra High Definition (UHD)	A Ulina	
	AES	Advanced Encryption Standa	rd	ed.
	AGC	Adaptive Gain Control		i efine
	BLT	Block Level Transfer		inos
defill	ВРР	Bits per pixel		ed w
i une	CDR	Clock and Data Recovery		a film
ned undefined	CTLE	Continuous Time Linear Equa	alizer	
×*	DDI	Digital Display Interface for D	DP or HDMI/DVI	
	DDR3	Third-generation Double Data	a Rate SDRAM memory techno	ology
	DDR3L/RS	DDR3 Low Voltage Reduced S		
	DDR4	Fourth-Generation Double Da	ata Rate SDRAM Memory Tech	nology
	DFE	decision feedback equalizer		"ineo
d undefine	DMA	Direct Memory Access		dei!!
	DMI	Direct Media Interface		7 0,00
"ge,	DP	DisplayPort*		ineo
O),	DTS	Digital Thermal Sensor		C. T.
	ECC		to fix DDR transactions errors	e
	eDP*	embedded DisplayPort*	to fix DDR transactions errors	,
	EU		or Craphics	
		Execution Unit in the Process	or Graphics	
	GSA	Graphics in System Agent	CO CO	
	HDCP	High-bandwidth Digital Conte		tine.
	HDMI*	High Definition Multimedia In		ge,
ie film	IMC	Integrated Memory Controlle		4011.
	Intel® 64 Technology	- 40		tines
	Intel® DPST	Intel Display Power Saving Te	echnology	9e,
	Intel [®] PTT	Intel Platform Trust Technolo	gy	-
	Intel® TSX-NI	Intel Transactional Synchroni	£/11.	
	Intel [®] TXT	Intel Trusted Execution Techr	nology	
	Intel [®] VT		y. Processor virtualization, wh software, enables multiple, ro a single platform.	
ed undefil	Intel [®] VT-d	assist, under system softward I/O device virtualization. Into	y (Intel VT) for Directed I/O. e (Virtual Machine Manager or el VT-d also brings robust secu by using DMA remapping, a k	OS) control, for enabling urity by providing
ino	IOV	I/O Virtualization		Sime
	ISP	Image Signal Processor	41	UQ.E.
	LFM	Low Frequency Mode. corres Technology's lowest voltage/	ponding to the Enhanced Inte frequency pair. It can be read	I SpeedStep [®] at MSR CEh [47:40].
16 undefi	The fined in	Last Level Cache	efined under	le fir
16	Mer	defined un		Datasheet, Volume 1 of 2
ed n.		, uno		aden
		ineo.	٨١	711.



ndefined unde Table 1-2.

	d undefill.	adeth	efine
		ad uni	ge
Introduction		(intel®	
od uli		IIIIde	
isfine		ined to	
Table 1-2.	Terminology (She	et 2 of 3)	_
ined to	Term	Description	2
	LPM	Low-Power Mode.The LPM Frequency is less than or equal to the LFM Frequency. The LPM TDP is lower than the LFM TDP as the LPM configuration limits the processor to single thread operation	eined und
	LPSP	Low-Power Single Pipe	'ge,
	МСР	Multi Chip Package - includes the processor and the PCH. In some SKU's it might have additional On-Package Cache.	
ned uli	LSF	Lowest Supported Frequency. This frequency is the lowest frequency where manufacturing confirms logical functionality under the set of operating conditions.	
indefil.	MFM	Minimum Frequency Mode. MFM is the minimum ratio supported by the processor and can be read from MSR CEh [55:48].	
ed m.	MLC	Mid-Level Cache	
indefined undefined unc	NCTF	Non-Critical to Function. NCTF locations are typically redundant ground or non- critical reserved balls/lands, so the loss of the solder joint continuity at end of life conditions will not affect the overall product functionality.	sed un
	PAG	Platform Power Architecture Guide (formerly PDDG)	define
Jefined undefined und	PCH	Platform Controller Hub. The chipset with centralized platform capabilities including the main I/O interfaces along with display connectivity, audio features, power management, manageability, security, and storage features. The PCH may also be referred as "chipset".	nuc.
ed t	PECI	Platform Environment Control Interface	
defill	PEG	PCI Express Graphics	
4 uno	PL1, PL2, PL3	Power Limit 1, Power Limit 2, Power Limit 3	
	Processor	The 64-bit multi-core component (package)	
under	Processor Core	The term "processor core" refers to Si die itself, which can contain multiple execution cores. Each execution core has an instruction cache, data cache, and 256-KB L2 cache. All execution cores share the LLC.	ined u
	Processor Graphics	Intel Processor Graphics	"Uger.
	PSR	Panel Self-Refresh	
A UN	Rank	A unit of DRAM corresponding to four to eight devices in parallel, ignoring ECC. These devices are usually, but not always, mounted on a single side of a SODIMM.	
	SCI	System Control Interrupt. SCI is used in the ACPI protocol.	_
Jundefined undefined un	SDP	Scenario Design Power. The Power consumed by a typical scenario. For more information, refer to the <i>Scenario Design Power (SDP) Implementation Considerations</i> document (see Related Documents section).	
istines	SGX	Software Guard Extension	
"luge"	SHA	Secure Hash Algorithm	ed u
70.	SSC	Spread Spectrum Clock	1efine
d undefined undefined u	Storage Conditions	A non-operational state. The processor may be installed in a platform, in a tray, or loose. Processors may be sealed in packaging or exposed to free air. Under these conditions, processor landings should not be connected to any supply voltages, have any I/Os biased, or receive any clocks. Upon exposure to "free air" (that is, unsealed packaging or a device removed from packaging material), the processor must be handled in accordance with moisture sensitivity labeling (MSL) as indicated on the packaging material.	3 mos
aden.	STR	Suspend to RAM	1
ad uli.	TAC	Thermal Averaging Constant	1
efine	TCC	Thermal Control Circuit	1
Inde	TDP	Thermal Design Power	69
	TTV TDP	Thermal Test Vehicle TDP	4efine
	defined	fined U.	ed undefined
		ude. Teling	
Datasheet, Volur	me 1 of 2	indefined under 17	/
"del"		18tine	
ed un.		, mos	
18 fine		Jeo dull	



7e,,		d undefine	ndefi	ned	Jefined un
(intel	i hec	d undefined un	Introducti	on
, oTa	able 1-2.	Terminology (She	eet 3 of 3)		
sed m.		Term	Descri	iption	
		V _{CC}	Processor core power supply	29 111.	· un
		V _{CCGT}	Processor Graphics Power Supply	1100	- ned
		V _{CCIO}	I/O Power Supply		Aefill.
		V _{CCSA}	System Agent Power Supply	4	AUG
	ind!	V _{CCST}	Vcc Sustain Power Supply	Sine	
	29 m	V _{DDQ}	DDR Power Supply	den	\dashv
. 6	fine-	VLD	Variable Length Decoding	4 Ultra	
inde		VPID	Virtual Processor ID	sines	
ed w		V _{SS}	Processor Ground	"Joes	
efine		OPC	On Package Cache	ed ui.	
		Related Do Related Documen	ined II.	sine	d undefined t
	TOEG P	Docu	ument A UNA	Document Number/Location	
<u> </u>			60		

undefined undefined und **Related Documents** 1.7

Table 1-3. Related Documents

	Document	Document Number/Location	
	6th Generation Intel [®] Processor Datasheet for H-Platforms, Volume	2 of 2 332987	
. "	6th Generation Intel® Processor Family Specification Update	332689	
undefined u	Intel® 100 Series and Intel® C230 Series Chipset Family Platform C (PCH), Volume 1 of 2	46	
	Intel $^{\$}$ 100 Series and Intel $^{\$}$ C230 Series Chipset Family Platform C (PCH), Volume 2 of 2	Controller Hub 332691	ed undefined u
	Advanced Configuration and Power Interface 3.0	http://www.acpi.info/	
	DDR3 SDRAM Specification	http://www.jedec.org	od n.
	LPDDR3 Specification	http://www.jedec.org	
	DDR4 Specification	http://www.jedec.org	
	High Definition Multimedia Interface specification revision 1.4	http://www.hdmi.org/manufacturer/specifi- cation.aspx	
-91	Embedded DisplayPort* Specification revision 1.4	http://www.vesa.org/vesa.standards/	
	DisplayPort* Specification revision 1.2	http://www.vesa.org/vesa.standards/	
undefined !	PCI Express* Base Specification Revision 3.0	http://www.pcisig.com/specifications	od u
July 1	Intel® 64 and IA-32 Architectures Software Developer's Manuals	http://www.intel.com/products/processor/	
d undefined	Intel® 64 and IA-32 Architectures Software Developer's Manuals 18	http://www.vesa.org/vesa.standards/ http://www.vesa.org/vesa.standards/ http://www.pcisig.com/specifications http://www.intel.com/products/processor/ manuals/index.htm § §	ined undefined
Stine	a undefined a undefined	Datasheet, Volume 1 o	2



2 Interfaces

2.1 System Memory Interface

- Two channels ofLPDDR3 and DDR4 memory with a maximum of two DIMMs per channel. DDR technologies, number of DIMMs per channel, number of ranks per channel are SKU dependent.
- UDIMM, SODIMM, and Memory Down support (based on SKU)
- Single-channel and dual-channel memory organization modes
- Data burst length of eight for all memory organization modes
- LPDDR3 I/O voltage of 1.2V
- DDR4 I/O Voltage of 1.2V
- · 64-bit wide channels
- ECC/Non-ECC UDIMM and SODIMM DDR4 support (based on SKU)
- Theoretical maximum memory bandwidth of:
 - 20.8 GB/s in dual-channel mode assuming 1333 MT/s
 - 25.0 GB/s in dual-channel mode assuming 1600 MT/s
 - 29.1 GB/s in dual-channel mode assuming 1866 MT/s
 - 33.3 GB/s in dual-channel mode assuming 2133 MT/s

Note: Memory down of all technologies (DDR4/LPDDR3) should be implemented

homogeneously, which means that all DRAM devices should be from the same vendor and have the same part number. Implementing a mix of DRAM devices may cause

serious signal integrity and functional issues.

Note: If the H-processor line memory interface is configured to one DIMM per Channel, the

processor can use either of the DIMMs, DIMM0, or DIMM1, signals CTRL[1:0] or CTRL[3:2].

2.1.1 System Memory Technology Supported

The Integrated Memory Controller (IMC) supports LPDDR3 and DDR4 protocols with two independent, 64-bit wide channels.

Table 2-1. Processor DRAM Support Matrix

Processor Line	DPC ¹	DDR3L/-RS	DDR4	LPDDR3
H-processor line	2	N/A	1866/2133	1600/1866

Notes:

- DPC = DIMM Per Channel.
- Increasing the LPDDR3 rate to 1866 MT/s may lead to TDP power penalty up to 320mW, and 5-7% battery life impact.
- Increasing the LPDDR3 rate to 1866 MT/s may lead to TDP power penalty up to 300mW, and 5-7% battery life impact.
- Increasing the DDR4 rate to 2133 MT/s may lead to TDP power penalty up to 400mW, and 5-10% battery life impact.



- DDR4 Data Transfer Rates:
 - 1866 MT/s (PC4-1866)
 - 2133 MT/s (PC4-2133)
- LPDDR3 Data Transfer Rates:
 - 1600 MT/s
 - 1866 MT/s

DDR4 SODIMM/UDIMM Modules:

 Standard 4-Gb and 8-Gb technologies and addressing are supported for x8 and x16 devices.

There is no support for memory modules with different technologies or capacities on opposite sides of the same memory module. If one side of a memory module is populated, the other side is either identical or empty.

- DDR4 Memory Down: Single rank x8, x16 (based on SKU)
- LPDDR3 Memory Down: Single and Dual Rank x32/x64 (based on SKU)

Table 2-2. Supported DDR4 Non-ECC SODIMM Module Configurations (H-Processor Line)

	Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
ille	Α	4GB	4Gb	512M x 8	8	1	15/10	16	8K
inde	Α	8GB	8Gb	1024M x 8	8	1	16/10	16	8K
ed	В	8GB	4Gb	512M x 8	16	2	15/10	16	8K
ie fille	В	16GB	8Gb	1024M x 8	16	2	16/10	16	8K
undefined undefi	С	2GB	4Gb	256M x 16	4	1	15/10	8	8K
	С	4GB	8Gb	512M x 16	4	10	16/10	8	8K
	E	8GB	4Gb	512M x 8	16	2	15/10	16	8K
	E	16GB	8Gb	1024M x 8	16	2	16/10	16	8K

Table 2-3. Supported DDR4 ECC SODIMM Module Configurations (H-Processor Line)

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
D	4GB	4Gb	512M x 8	9	1	15/10	16	8K
D	8GB	8Gb	1024M x 8	9	1	16/10	16	8K
G	8GB	4Gb	512M x 8	18	2	15/10	16	8K
G	16GB	8Gb	1024M x 8	18	2	16/10	16	8K
H	8GB	4Gb	512M x 8	18	2	15/10	16	8K
H	16GB	8Gb	1024M x 8	18	2	16/10	16	8K



Table 2-4. Supported DDR4 Memory Down Module Configurations (H-Processor Line)

Max. System Capacity	PKG Type (Dies bits x PKG bits)	DRAM Organization /PKG Type	PKG Density	Die Density	Dies Per Channel	Rank Per Channel	PKGs Per channel	Physical Device Rank	Banks Inside DRAM	Page Size
16GB	SDP 8x8	512M x 8	4Gb	4Gb	16	2	16	1	16	8K
32GB	SDP 8x8	1024M x 8	8Gb	8Gb	16	2	16	1	16	8K
4GB	SDP 16x16	256M x 16	4Gb	4Gb	4	1	8	1	8	8K
8GB	SDP 16x16	512M x 16	8Gb	8Gb	4	1	8	1	8	8K
16GB	DDP 8x16	1024M x 16	16GB	SGB	8	1	4	1	16	8k

Notes:

- The maximum system capacity for x8 devices refers to 2 channels, 2 ranks systems. The maximum system capacity for x16 devices refers to 2 channels, 1 rank systems.

LPDDR3 Supported Memory Devices 2.1.1.1

Supported LPDDR3 x32 DRAMs Configurations (H-Processor Line) **Table 2-5.**

Max. System Capacity	PKG Type (Dies bits x PKG bits)	DRAM Organization /PKG Type	Die Density	PKG Density	Dies Per Channel	PKGs Per Channel	Physical Device Rank	Banks Inside DRAM	Page Size
2 GB	SDP 32x32	128Mx32	4 Gb	4Gb	2	2	0 1	8	8K
4 GB	DDP 32x32	256Mx32	4 Gb	8Gb	4	2	2	8	8K
8 GB	QDP 16x32	512Mx32	4 Gb	16Gb	8	2	2	8	8K
4 GB	SDP 32x32	256Mx32	8 Gb	8Gb	2	2	1	8	8K
8 GB	DDP 32x32	512Mx32	8 Gb	16Gb	4	2	2	8	8K
16 GB	QDP 16x32	1024Mx32	8 Gb	32Gb	8	2	2	8	8K

- x32 devices are 178 balls. SDP = Single Die Package, DDP = Dual Die Package, QDP = Quad Die Package

2.1.2 **System Memory Timing Support**

The IMC supports the following DDR Speed Bin, CAS Write Latency (CWL), and command signal mode timings on the main memory interface:

- tCL = CAS Latency
- tRCD = Activate Command to READ or WRITE Command delay
- tRP = PRECHARGE Command Period
- CWL = CAS Write Latency
- Command Signal modes:
 - 1N indicates a new DDR4 command may be issued every clock
 - 2N indicates a new DDR4 command may be issued every 2 clocks



Table 2-6. DRAM System Memory Timing Support

DRAM Device	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRP (tCK)	CWL (tCK)	DPC (SODIMM Only)	CMD Mode
DDR4	1866	12/13/14	12/13/14	12/13/14	10/12/12	1 or 2	1N/2N
DDI(4	2133	14/15/16	14/15/16	14/15/16	11/14/14	1 or 2	1N/2N
LPDDR3	1333	10	12	12	7	1	0.5N
LI DDKS	1600	12	15	15	8	1,00	0.5N

Table 2-7. DRAM System Memory Timing Support (LPDDR3)

DRAM Device	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRPpb ¹ (tCK)	tRPab ² (tCK)	CWL (tCK)
10.	1333	10	12	12	14	8
LPDDR3	1600	12	15	15	18	9
LIDDIG	1866	14	17	17	20	11
	2133	16	20	20	23	13

Notes:

- tRPpb = Row Precharge typical time (single bank)
- 2. tRPab = Row Precharge typical time (all banks)

2.1.3 System Memory Organization Modes

The IMC supports two memory organization modes, single-channel and dual-channel. Depending upon how the DDR Schema and DIMM Modules are populated in each memory channel, a number of different configurations can exist.

Single-Channel Mode

In this mode, all memory cycles are directed to a single channel. Single-Channel mode is used when either the Channel A or Channel B DIMM connectors are populated in any order, but not both.

Dual-Channel Mode - Intel® Flex Memory Technology Mode


The IMC supports Intel Flex Memory Technology Mode. Memory is divided into a symmetric and asymmetric zone. The symmetric zone starts at the lowest address in each channel and is contiguous until the asymmetric zone begins or until the top address of the channel with the smaller capacity is reached. In this mode, the system runs with one zone of dual-channel mode and one zone of single-channel mode, simultaneously, across the whole memory array.

Note:

Channels A and B can be mapped for physical channel 0 and 1 respectively or vice versa; however, channel A size must be greater or equal to channel B size.



Figure 2-1. Intel[®] Flex Memory Technology Operations



Dual-Channel Symmetric Mode (Interleaved Mode)

Dual-Channel Symmetric mode, also known as interleaved mode, provides maximum performance on real world applications. Addresses are ping-ponged between the channels after each cache line (64-byte boundary). If there are two requests, and the second request is to an address on the opposite channel from the first, that request can be sent before data from the first request has returned. If two consecutive cache lines are requested, both may be retrieved simultaneously, since they are ensured to be on opposite channels. Use Dual-Channel Symmetric mode when both Channel A and Channel B DIMM connectors are populated in any order, with the total amount of memory in each channel being the same.

When both channels are populated with the same memory capacity and the boundary between the dual channel zone and the single channel zone is the top of memory, IMC operates completely in Dual-Channel Symmetric mode.

Note: The DRAM device technology and width may vary from one channel to the other.

2.1.4 System Memory Frequency

In all modes, the frequency of system memory is the lowest frequency of all memory modules placed in the system, as determined through the SPD registers on the memory modules. The system memory controller supports up to two DIMM connectors per channel. If DIMMs with different latency are populated across the channels, the BIOS will use the slower of the two latencies for both channels. For Dual-Channel modes both channels must have a DIMM connector populated. For Single-Channel mode, only a single channel can have a DIMM connector populated.



2.1.5 Technology Enhancements of Intel® Fast Memory Access

The following sections describe the Just-in-Time Scheduling, Command Overlap, and Out-of-Order Scheduling Intel FMA technology enhancements.

Just-in-Time Command Scheduling

The memory controller has an advanced command scheduler where all pending requests are examined simultaneously to determine the most efficient request to be issued next. The most efficient request is picked from all pending requests and issued to system memory Just-in-Time to make optimal use of Command Overlapping. Thus, instead of having all memory access requests go individually through an arbitration mechanism forcing requests to be executed one at a time, they can be started without interfering with the current request allowing for concurrent issuing of requests. This allows for optimized bandwidth and reduced latency while maintaining appropriate command spacing to meet system memory protocol.

Command Overlap

Command Overlap allows the insertion of the DRAM commands between the Activate, Pre-charge, and Read/Write commands normally used, as long as the inserted commands do not affect the currently executing command. Multiple commands can be issued in an overlapping manner, increasing the efficiency of system memory protocol.

Out-of-Order Scheduling

While leveraging the Just-in-Time Scheduling and Command Overlap enhancements, the IMC continuously monitors pending requests to system memory for the best use of bandwidth and reduction of latency. If there are multiple requests to the same open page, these requests would be launched in a back to back manner to make optimum use of the open memory page. This ability to reorder requests on the fly allows the IMC to further reduce latency and increase bandwidth efficiency.

2.1.6 Data Scrambling

The system memory controller incorporates a Data Scrambling feature to minimize the impact of excessive di/dt on the platform system memory VRs due to successive 1s and 0s on the data bus. Past experience has demonstrated that traffic on the data bus is not random and can have energy concentrated at specific spectral harmonics creating high di/dt which is generally limited by data patterns that excite resonance between the package inductance and on die capacitances. As a result the system memory controller uses a data scrambling feature to create pseudo-random patterns on the system memory data bus to reduce the impact of any excessive di/dt.

2.1.7 ECC H-Matrix Syndrome Codes

Table 2-8. ECC H-Matrix Syndrome Codes (Sheet 1 of 2)

Syndrome Value	Flipped Bit									
	(0	*	No Error						
1	64	37	26	81	2	146	53			
2	65	38	46	82	18	148	4			
4	66	41	61	84	34	152	20			



led undefined undefined ECC H-Matrix Syndrome Codes (Sheet 2 of 2) **Table 2-8.**

			-	-			-8///		
odefined un.	Syndrome Value	Flipped Bit	isfined unde						
	7	60	42	9	88	50	161	49	ed u.
	8	67	44	16	97	21	162	1	iefine
	11	36	47	23	98	38	164	17	100
	13	27	49	63	100	54	168	33	
	14	3	50	47	104	5	176	44	
	16	68	52	14	112	52	193	8	
delli	19	55	56	30	128	71	194	24	
indefined undefin	21	10	64	70	131	22	196	40	
	22	29	67	6	133	58	200	56	200
dell	25	45	69	42	134	13	208	19	ndefined und
	26	57	70	62	137	28	224	11	#inec
	28	0 0	73	12	138	41	241	7	"ger.
	31	15	74	25	140	48	242	31	
	32	69	76	32	143	43	244	59	1
	35	39	79	51	145	37	248	35	1
	7	•	•	70		•	. 10		1

d undefined unde All other syndrome values indicate unrecoverable error (more than one error).



2.1.8 DDR I/O Interleaving

The processor supports I/O interleaving, which has the ability to swap DDR bytes for routing considerations. BIOS configures the I/O interleaving mode before DDR training.

There are 2 supported modes:


- Interleave (IL)
- Non-Interleave (NIL)

The following table and figure describe the pin mapping between the IL and NIL modes.

Table 2-9. Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping

inde	I	L		delilli	NIL
ed U	Channel	Byte	71	Channel	Byte
Indefined under	DDR0	Byte0		DDR0	Byte0
liuge	DDR0	Byte1		DDR0	Byte1
	DDR0	Byte2		DDR0	Byte4
	DDR0	Byte3		DDR0	Byte5
undefined undefined uni	DDR0	Byte4		DDR1	Byte0
ed h	DDR0	Byte5		DDR1	Byte1
defille	DDR0	Byte6		DDR1	Byte4
und	DDR0	Byte7		DDR1	Byte5
ineo.	DDR1	Byte0	J	DDR0	Byte2
deill	DDR1	Byte1		DDR0	Byte3
Ulli	DDR1	Byte2		DDR0	Byte6
	DDR1	Byte3		DDR0	Byte7
	DDR1	Byte4		DDR1	Byte2
, UI	DDR1	Byte5		DDR1	Byte3
sine o	DDR1	Byte6		DDR1	Byte6
indefined un	DDR1	Byte7		DDR1	Byte7

Figure 2-2. Interleave (IL) and Non-Interleave (NIL) Modes Mapping





2.1.9 **Data Swapping**

By default, the processor supports on-board data swapping in two manners (for all segments and DRAM technologies):

- byte (DQ+DQS) swapping between bytes in the same channel.
- bit swapping within specific byte.

2.1.10 **DRAM Clock Generation**

Every supported rank has a differential clock pair. There are a total of four clock pairs driven directly by the processor to DRAM.

2.1.11 **DRAM Reference Voltage Generation**

The memory controller has the capability of generating the LPDDR3 and DDR4 Reference Voltage (VREF) internally for both read and write operations. The generated VREF can be changed in small steps, and an optimum VREF value is determined for both during a cold boot through advanced training procedures in order to provide the best voltage to achieve the best signal margins.

2.1.12 **Data Swizzling**

H-processor line 4+2 does not have die-to-package DDR swizzling.

Table 2-10. H-Processor Line 4+4e Die-to-Package DDR Data Swizzling (Sheet 1 of 2)

Table 2-10.	Pkg Pin#	Package Pin/Net Name	Die bump	zzling (Sheet 1 of 2)
	W8	DDRDQ_IL15_NIL13[0]	XXDDRDQ_IL15_NIL13[6]	"Jde"
3	W7	DDRDQ_IL15_NIL13[1]	XXDDRDQ_IL15_NIL13[7]	od un.
· unc	V10	DDRDQ_IL15_NIL13[2]	XXDDRDQ_IL15_NIL13[1]	fine
	V11	DDRDQ_IL15_NIL13[3]	XXDDRDQ_IL15_NIL13[0]	inde
Jefined undefined und	W11	DDRDQ_IL15_NIL13[4]	XXDDRDQ_IL15_NIL13[4]	ed W
dune	W10	DDRDQ_IL15_NIL13[5]	XXDDRDQ_IL15_NIL13[5]	defile
	V7	DDRDQ_IL15_NIL13[6]	XXDDRDQ_IL15_NIL13[3]	und
6,,	V8	DDRDQ_IL15_NIL13[7]	XXDDRDQ_IL15_NIL13[2]	
	R11	DDRDQ_IL16_NIL16[0]	XXDDRDQ_IL16_NIL16[7]	fine
	P11	DDRDQ_IL16_NIL16[1]	XXDDRDQ_IL16_NIL16[1]	· Wyle ·
	P7	DDRDQ_IL16_NIL16[2]	XXDDRDQ_IL16_NIL16[2]	ed tr
4 UN	R8	DDRDQ_IL16_NIL16[3]	XXDDRDQ_IL16_NIL16[0]	48 Fills
	R10	DDRDQ_IL16_NIL16[4]	XXDDRDQ_IL16_NIL16[3]	Undefined undefined undefine
"uder"	P10	DDRDQ_IL16_NIL16[5]	XXDDRDQ_IL16_NIL16[5]	ineo
ed un	R7	DDRDQ_IL16_NIL16[6]	XXDDRDQ_IL16_NIL16[6]	delli
	P8	DDRDQ_IL16_NIL16[7]	XXDDRDQ_IL16_NIL16[4]	un
defined undefined un	L11	DDRDQ_IL17_NIL17[0]	XXDDRDQ_IL17_NIL17[7]	
	M11	DDRDQ_IL17_NIL17[1]	XXDDRDQ IL17 NIL17[1]	1715

. A . madefined undefined undefined Datasheet, Volume 1 of 2



Table 2-10. H-Processor Line 4+4e Die-to-Package DDR Data Swizzling (Sheet 2 of 2)

Pkg Pin#	Package Pin/Net Name	Die bump
L7	DDRDQ_IL17_NIL17[2]	XXDDRDQ_IL17_NIL17[2]
M8	DDRDQ_IL17_NIL17[3]	XXDDRDQ_IL17_NIL17[0]
L10	DDRDQ_IL17_NIL17[4]	XXDDRDQ_IL17_NIL17[3]
M10	DDRDQ_IL17_NIL17[5]	XXDDRDQ_IL17_NIL17[5]
M7	DDRDQ_IL17_NIL17[6]	XXDDRDQ_IL17_NIL17[6]
L8	DDRDQ_IL17_NIL17[7]	XXDDRDQ_IL17_NIL17[4]

Indefined undefined und PCI Express* Graphics Interface (PEG)

The processor's PCI Express* interface is present only in 2-Chip platform processors.

This section describes the PCI Express* interface capabilities of the processor. See the PCI Express Base* Specification 3.0 for details on PCI Express*.

PCI Express* Support

The processor's PCI Express* interface is a 16-lane (x16) port that can also be configured as multiple ports at narrower widths (see Table 2-11, Table 2-12).

The processor supports the configurations shown in the following table.

Table 2-11. PCI Express* Bifurcation and Lane Reversal Mapping

	Link Width Con			Conf	nfig. Signals																	
Bifurcation	0:1:0	0:1:1	0:1:2	CFG [6]	CFG [5]	CFG [2]	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16	x16	N/A	N/A	1	1	1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1x16 Reversed	x16	N/A	N/A	1	1	0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2x8	x8	x8	N/A	1	0	1	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
2x8 Reversed	x8	x8	N/A	1	0	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1x8+2x4	x8	x4	x4	0	0	1	0	1	2	3	4	5	6	7	0	1	2	3	0	1	2	3
1x8+2x4 Reversed	x8	x4	x4	0	0	0	3	2	1	0	3	2	1	0	7	6	5	4	3	2	1	0

Notes:

- For CFG bus further details, refer to Section 6.4.
- Support is also provided for narrow width and use devices with lower number of lanes (that is, usage on x4 configuration), however further bifurcation is not supported.
- In case that more than one device is connected, the device with the highest lane count, should always be connected to the lower lanes, as follows:
 - Connect lane 0 of 1st device to lane 0.
 - Connect lane 0 of 2nd device to lane 8.
 - Connect lane 0 of 3rd device to lane 12.

- When using 1x8 + 2x4, the 8 lane device must use lanes 0:7.
- When using 1x4 + 1x2, the 4 lane device must use lanes 0:3, and other 2 lanes device must use lanes 8:9.
- When using 1x4 + 1x2 + 1x1, 4 lane device must use lanes 0:3, two lane device must use lanes 8:9, one lane device must use lane 12.
- For Reversal lanes, For example:
 - When using 1x8, the 8 lane device must use lanes 8:15, so lane 15 will be connected to lane 0 of the Device.
 - When using 1x4, the 4 lane device must use lanes 12:15, so lane 15 will be connected to lane 0 of the Device.
 - When using 1x2, the 4 lane device must use lanes 14:15, so lane 15 will be connected to lane 0 of the Device.

is sired undefined undefi Datasheet, Volume 1 of 2



The processor supports the following:

- Hierarchical PCI-compliant configuration mechanism for downstream devices
- Traditional PCI style traffic (asynchronous snooped, PCI ordering)
- es defined undefined undefined undef PCI Express* extended configuration space. The first 256 bytes of configuration space aliases directly to the PCI Compatibility configuration space. The remaining portion of the fixed 4-KB block of memory-mapped space above that (starting at 100h) is known as extended configuration space.
 - PCI Express* Enhanced Access Mechanism. Accessing the device configuration space in a flat memory mapped fashion
 - Automatic discovery, negotiation, and training of link out of reset.
 - Peer segment destination posted write traffic (no peer-to-peer read traffic) in Virtual Channel 0: DMI -> PCI Express* Port 0
 - 64-bit downstream address format, but the processor never generates an address above 512 GB (Bits 63:39 will always be zeros)
 - 64-bit upstream address format, but the processor responds to upstream read transactions to addresses above 512 GB (addresses where any of Bits 63:39 are nonzero) with an Unsupported Request response. Upstream write transactions to addresses above 512 GB will be dropped.
 - Re-issues Configuration cycles that have been previously completed with the Configuration Retry status
 - PCI Express* reference clock is 100-MHz differential clock
 - Power Management Event (PME) functions
 - Dynamic width capability
 - Message Signaled Interrupt (MSI and MSI-X) messages
 - Lane reversal
 - Full Advance Error Reporting (AER) and control capabilities

The following table summarizes the transfer rates and theoretical bandwidth of PCI Express* link.

Table 2-12. PCI Express* Maximum Transfer Rates and Theoretical Bandwidth

PCI	Encoding	Maximum Transfer Rate	Theoretical Bandwidth [GB/s]							
Express* Gen	Encoding	[GT/s]	x1	x2	x4	x8	x16			
Gen 1	8b/10b	2.5	0.25	0.5	1.0	2.0	4.0			
Gen 2	8b/10b	5	0.5	1.0	2.0	4.0	8.0			
Gen 3	128b/130b	8	1.0	2.0	3.9	7.9	15.8			

The processor has limited support for Hot-Plug, for details refer to Section 4.4. Note:

PCI Express* Architecture

Compatibility with the PCI addressing model is maintained to ensure that all existing applications and drivers operate unchanged.

The PCI Express* configuration uses standard mechanisms as defined in the PCI Plug .4 undefined undefined undefined and-Play specification. The processor PCI Express* ports support Gen 3. At 8 GT/s, Gen 3 operation results in twice as much bandwidth per lane as compared to Gen 2 operation. The 16 lanes port can operate at 2.5 GT/s, 5 GT/s, or 8 GT/s.




Gen 3 PCI Express* uses a 128b/130b encoding which is about 23% more efficient than the 8b/10b encoding used in Gen 1 and Gen 2.

The PCI Express* architecture is specified in three layers – Transaction Layer, Data Link Layer, and Physical Layer. See the *PCI Express Base Specification 3.0* for details of PCI Express* architecture.

2.2.3 PCI Express* Configuration Mechanism

The PCI Express* (external graphics) link is mapped through a PCI-to-PCI bridge structure.

Figure 2-3. PCI Express* Related Register Structures in the Processor



PCI Express* extends the configuration space to 4096 bytes per-device/function, as compared to 256 bytes allowed by the conventional PCI specification. PCI Express* configuration space is divided into a PCI-compatible region (that consists of the first 256 bytes of a logical device's configuration space) and an extended PCI Express* region (that consists of the remaining configuration space). The PCI-compatible region can be accessed using either the mechanisms defined in the PCI specification or using the enhanced PCI Express* configuration access mechanism described in the PCI Express* Enhanced Configuration Mechanism section.

The PCI Express* Host Bridge is required to translate the memory-mapped PCI Express* configuration space accesses from the host processor to PCI Express* configuration cycles. To maintain compatibility with PCI configuration addressing mechanisms, it is recommended that system software access the enhanced configuration space using 32-bit operations (32-bit aligned) only. See the PCI Express Base Specification for details of both the PCI-compatible and PCI Express* Enhanced configuration mechanisms and transaction rules.

2.2.4 PCI Express* Equalization Methodology

The equalization of link requires equalization for both TX and RX sides for the processor and for the End point device.

Adjusting transmitter and receiver of the lanes is done to improve signal reception quality and for improving link robustness and electrical margin.



efined undefined undefined undef The link timing margins and voltage margins are strongly dependent on equalization of

The processor supports the following:

- Full TX Equalization: Three Taps Linear Equalization (Pre, Current and Post cursors), with FS/LF (Full Swing /Low Frequency) 24/8 values respectively.
- Full RX Equalization and acquisition for: AGC (Adaptive Gain Control), CDR (Clock and Data Recovery), adaptive DFE (decision feedback equalizer) and adaptive CTLE peaking (continuous time linear equalizer).
- Full adaptive phase 3 EQ compliant with PCI Express* Gen 3 specification

See the PCI Express* Base Specification 3.0 for details on PCI Express* equalization.

Direct Media Interface (DMI)

Note: The DMI interface is only present in 2-Chip platform processors.

Direct Media Interface (DMI) connects the processor and the PCH.

Main characteristics:

- 4 lanes Gen 3 DMI support
- 8 GT/s point-to-point DMI interface to PCH
- DC coupling no capacitors between the processor and the PCH
- PCH end-to-end lane reversal across the link
- Half-Swing support (low-power/low-voltage)

Note: Only DMI x4 configuration is supported.

Note: Polarity Inversion on DMI Link is not allowed on both sides of the processor and the

PCH.

DMI Error Flow

DMI can only generate SERR in response to errors; never SCI, SMI, MSI, PCI INT, or GPE. Any DMI related SERR activity is associated with Device 0.

2.3.2 **DMI Link Down**

The DMI link going down is a fatal, unrecoverable error. If the DMI data link goes to data link down, after the link was up, then the DMI link hangs the system by not allowing the link to retrain to prevent data corruption. This link behavior is controlled by the PCH.

Downstream transactions that had been successfully transmitted across the link prior to the link going down may be processed as normal. No completions from downstream, non-posted transactions are returned upstream over the DMI link after a link down event.



2.4 Processor Graphics

The processor graphics is based on GEN 9 (generation 9) graphics core architecture that enables substantial gains in performance and lower-power consumption over prior generations. GEN 9 architecture supports up to 72 Execution Units (EUs) with On-Package Cache depending on the processor SKU.

The new processor graphics architecture delivers high dynamic range of scaling to address segments spanning low power to high power, increased performance per watt, support for next generation of APIs and extends heterogeneous programmability with IA core/GPU and Shared Virtual memory (SVM). GEN 9 scalable architecture is partitioned by usage domains along Render/Geometry, Media, and Display. The architecture also delivers very low-power video playback and next generation analytics and filters for imaging related applications. The new Graphics Architecture includes 3D compute elements, Multi-format HW assisted decode/encode pipeline, and Mid-Level Cache (MLC) for superior high definition playback, video quality, and improved 3D performance and media.

The Display Engine handles delivering the pixels to the screen. GSA (Graphics in System Agent) is the primary channel interface for display memory accesses and "PCI-like" traffic in and out.

The display engine supports the latest display standards such as eDP* 1.3, DP* 1.2, HDMI* 1.4, HW support for blend, scale, rotate, compress, high PPI support, and advanced SRD2 display power management.

2.4.1 API Support (Windows*)

- Direct3D* 12, Direct3D* 11.3, Direct3D* 11.2, Direct3D 11.1, Direct3D 9, Direct3D 10, Direct2D
- OpenGL* 4.4
- OpenCL* 2.1, OpenCL* 2.0, OpenCL* 1.2

Direct3D* 11.x extensions:

PixelSync, InstantAccess.

Gen 9 architecture delivers hardware acceleration of Direct X* 11 Render pipeline comprising of the following stages: Vertex Fetch, Vertex Shader, Hull Shader, Tesselation, Domain Shader, Geometry Shader, Rasterizer, Pixel Shader, Pixel Output. The Direct X* 12 API is supported at feature level 12_1.

2.4.2 Media Support (Intel® QuickSync & Clear Video Technology HD)

GEN 9 implements multiple media video codecs in hardware as well as a rich set of image processing algorithms.

Note: All supported media codecs operate on 8 bpc, YCbCr 4:2:0 video profiles.

2.4.2.1 Hardware Accelerated Video Decode

GEN 9 implements a high-performance and low-power HW acceleration for video decoding operations for multiple video codecs.



The HW decode is exposed by the graphics driver using the following APIs:

- Direct3D* 9 Video API (DXVA2)
- Direct3D11 Video API
- Intel Media SDK
- MFT (Media Foundation Transform) filters.

GEN 9 supports full HW accelerated video decoding for AVC/VC1/MPEG2/HEVC/VP8/

HEVC - 8 bit support. Note:

Table 2-13. Hardware Accelerated Video Decoding

adefined un	Codec	Profile	Level	Maximum Resolution
ndefill	MPEG2	Main	Main High	1080p
	VC1/WMV9	Advanced Main Simple	L3 High Simple	3840x3840
undefined undefined und	AVC/H264	High Main MVC & stereo	L5.1	2160p(4K)
ie fine	VP8	0.0	Unified level	1080p
IIhole	JPEG/MJPEG	Baseline	Unified level	16k x16k
	HEVC/H265	Main	L5.1	2160(4K)
indefil.	VP9*	0 (4:2:0 Chroma 8-bit)	Unified level	ULT, 4k 24fps @15Mbps ULX, 1080p 30fps @ 10Mbps
	Expected perform	ance:	udei	

Expected performance:

More than 16 simultaneous decode streams @ 1080p.

Actual performance depends on the processor SKU, content bit rate, and memory Note: frequency. Hardware decode for H264 SVC is not supported.

Hardware Accelerated Video Encode 2.4.2.2

GEN 9 implements a high-performance and low-power HW acceleration for video decoding operations for multiple video codecs.

The HW encode is exposed by the graphics driver using the following APIs:

- Intel Media SDK
- MFT (Media Foundation Transform) filters

GEN 9 supports full HW accelerated video encoding for AVC/MPEG2/HEVC/VP8/JPEG.



Table 2-14. Hardware Accelerated Video Encode

Codec	Profile	Level	Maximum Resolution	. 13
MPEG2	Main	High	1080p	ined.
AVC/H264	Main High	L5.1	2160p(4K)	indefill
VP8	Unified profile	Unified level	-	9.00
JPEG	Baseline	_	16Kx16K	
HEVC/H265	Main	L5.1	2160p(4K)	
VP9	Support 8 bits 4:2:0 BT2020 may be obtained the pre/ post processing	_	defined .	

Hardware encode for H264 SVC is not supported.

Indefined undefined und **Hardware Accelerated Video Processing**

There is hardware support for image processing functions such as De-interlacing, Film cadence detection, Advanced Video Scaler (AVS), detail enhancement, image stabilization, gamut compression, HD adaptive contrast enhancement, skin tone enhancement, total color control, Chroma de-noise, SFC pipe (Scalar and Format Conversion), memory compression, Localized Adaptive Contrast Enhancement (LACE), spatial de-noise, Out-Of-Loop De-blocking (from AVC decoder), 16 bpc support for denoise/de-mosaic.

There is support for Hardware assisted Motion Estimation engine for AVC/MPEG2 encode, True Motion, and Image stabilization applications.

The HW video processing is exposed by the graphics driver using the following APIs:

- Direct3D* 9 Video API (DXVA2).
- Direct3D* 11 Video API.
- Intel Media SDK.
- MFT (Media Foundation Transform) filters.
- Intel CUI SDK.

Not all features are supported by all the above APIs. Refer to the relevant Note: documentation for more details.

2.4.2.4 **Hardware Accelerated Transcoding**

Transcoding is a combination of decode video processing (optional) and encode. Using the above hardware capabilities can accomplish a high-performance transcode pipeline. There is not a dedicated API for transcoding.

The processor graphics supports the following transcoding features:

- Low-power and low-latency AVC encoder for video conferencing and Wireless Display applications.
- Lossless memory compression for media engine to reduce media power.
- HW assisted Advanced Video Scaler.
- Low power Scaler and Format Converter.

i. - - A undefined undefined undef Datasheet, Volume 1 of 2



Expected performance:

• 18x 1080p30 RT (same as previous generation).

Note:

Actual performance depends on processor line, video processing algorithms used, content bit rate, and memory frequency.

2.4.3 Camera Pipe Support

Camera pipe functions such as de-mosaic, white balance, defect pixel correction, black level correction, gamma correction, LGCA, vignette control, Front end Color Space Converter (CSC), Image Enhancement Color Processing (IECP).

2.4.4 Switchable/Hybrid graphics

The processor supports Switchable/Hybrid graphics.

Switchable graphics: The Switchable Graphics feature allows you to switch between using the Intel integrated graphics and a discrete graphics card. The Intel Integrated Graphics driver will control the switching between the modes. In most cases it will operate as follows: when connected to AC power - Discrete graphic card; when connected to DC (battery) - Intel integrated GFX

Hybrid graphics: Intel integrated graphics and a discrete graphics card work cooperatively to achieve enhanced power and performance.

Table 2-15. Switchable/Hybrid Graphics Support

Operating System	Hybrid Graphics	Switchable Graphics ²
Windows* 7	N/A	Yes ¹
Windows* 8.1	Yes ¹	N/A
Windows* 10	Yes ¹	N/A
	A C	

Note:

- 1. Contact your graphics vendor to check for support.
- Intel does not validate any SG configurations on Win8.1 or Win10.



led undefined undefined **GEN 9 Video Analytics** 2.4.5

There is HW assist for video analytics filters such as scaling, convolve 2D/1D, minmax, 1P filter, erode, dilate, centroid, motion estimation, flood fill, cross correlation, Local Binary Pattern (LBP).


Figure 2-4. **Video Analytics Common Use Cases**

Figure 2-4.	Video Analytics Col	illion ose cases	, UI		INOIS
Indefined undefined und	Usage S	caling Convolve MinMax Erode Dila 2D / 1D Filter	Estimation	Correlation Creation	0.
	Face Detection			Hivey myen	
ndell	Face Expressions Face Recognition			EINEO T	
ed un	Face Tracking	Ul Oc	- de		
18 fine	Gesture Detection		a duli		701
	Gesture Tracking	_ ! !	Sine		ined or
	Scene Identification 2D to 3D Video		nuge,		defill
	AC				nuce
21.	Object Tracking	I I defill	_ !	fine	
ned to	Video Enhancement			stined undefined	
defill	Video Segmentation Visual Search	inec I		ed u	
4 une	Stereo			efine I	
	Superes	P.'	uno		4
inder.	Jeffine		eineo.		ad ull
undefined undefined undefined was a serined undefined undefined undefined undefined in the serine defined in the serine defined undefined undefined in the serine defined undefine define def	4 unos		indel.		1efine
			3d Uli		unac
	dell	efin			
edu		, unou		adeim	
				od uri	
unot		dein		efine	
ined t		dun	711.	96.	
adein	Tine		ned w		AU
Ulli	"Inge.		defill		
	ned h		d une		"uger.
	defill				du.
14		"uger,		4efin	
		ed u.		4 Unos	
"uger.					
ed u.		1 nuo		den	
define			ad ul		_ <
, uno	adein.		efine		
	ad un.		Inde		defili
	efine	.0.1			dun
	Inde	defi		Vin.	Je.
36		A Unit		Datasheet, Volume 1 of 2	2
defill				ed u.	
4 une		inde.		define	
finer		ed m.		ino	
76/	e's'		20		



GEN 9 (Generation 9) Block Diagram

GEN 9 Block Diagram



d undefined undefined und GT2/3/4 Graphics Frequency

Table 2-16. GT2/3/4 Graphics Frequency (H-Processor Line)

1efineo		sined un.		od um		
	2.4.7 GT2/3/ Table 2-16. GT2/3/4	/4 Graphics F Graphics Freque		or Line)		d undefined
	Segment	GT Unslice	GT Unslice + 1 GT Slice	GT Unslice + 2 GT Slice	GT Unslice + 3 GT Slice	
	H - quad core GT2	GT Max Dynamic frequency	[GT Unslice only] - (1or2)BIN	_	cined_	
eined l	H - quad core GT4+OPC	GT Max Dynamic frequency	[GT Unslice only] - (1or2)BIN	[GT Unslice + 1 Slice] - (1or2)BIN	[GT Unslice + 2 Slice] - (1or2)BIN	
under	Datasheet, Volume 1 of 2	undefili.	undefil	led undefined	defi	ned undefine
lefined	undefill	ined und	efined	والم	ndefined une	J,



2.5 Display Interfaces

The processor supports single eDP* interface and 2 or 3 DDI interfaces (depends on segment):

- DDI interface can be configured as DisplayPort* or HDMI*.
- Each DDI can support dual mode (DP++).
- Each DDI can support DVI (DVI max resolution is 1920x1200 @ 60 Hz).
- The DisplayPort* can be configured to use 1, 2, or 4 lanes depending on the bandwidth requirements and link data rate.
- DDI ports notated as: DDI B, C, D.
- H-processor line processors supports eDP and up to 3 DDI supporting DP/HDMI.
- AUX/DDC signals are valid for each DDI Port. (three for H-processor line)
- Total Five dedicated HPD (Hot-plug detect signals) are valid for all processor SKUs.

Note: SSC is supported in eDP*/DP for all processor lines.

- DDI ports (B, C, and D) are disabled if No Connect Pull-Up resistor on following PCH signals: DDPB_CTRLDATA, DDPC_CTRLDATA and DDPD_CTRLDATA accordingly.
- eDP port is Disabled if No Connect Pull-Down resistor on CFG[4].
- SW strap can override HW strap.

Note: The processor platform supports DP Type-C implementation with additional discrete components.

- eDP* bifurcation:
 - eDP* bifurcation for H-processor line can be used for: DP x2 upper lanes (DDIE) for VGA support and eDP* x2 lower lanes. Both eDP* ports can be used simultaneously.

Table 2-17. VGA and Embedded DisplayPort* (eDP*) Bifurcation Summary

Port		H-Processor Line
eDP - DDIA (eDP lower x2 lanes, [1:0])		Yes
VGA - DDIE (DP upper x2 lanes, [3:2])	ined un	Yes ¹

Notes:

- Requires a DP to VGA converter
- DP-to-VGA converter on processor DDI ports is supported using External Dongle only, display driver software treat these VGA dongles as a DP Branch device

The technologies supported by the processor are listed in the following table.



Table 2-18. Embedded DisplayPort* (eDP*)/DDI Ports Availability

, Co	aed undefille	4 undefines	
ni.	Interfaces	efined undefined	(intel)
70.	Table 2-18. Embedded DisplayPo	ort* (eDP*)/DD1 Ports Avallai	DILITY ACA
defined by	Table 2-18. Embedded DisplayPo	Port name in VBT	H-Processor Line ^{2,3}
ndefined	A.V.		
ndefined	Ports	Port name in VBT	H-Processor Line ^{2,3}
ndefined	Ports DDI0 - eDP	Port name in VBT Port A	H-Processor Line ^{2,3} Yes
ndefined	Ports DDI0 - eDP DDI1	Port name in VBT Port A Port B	H-Processor Line ^{2,3} Yes Yes

Notes:

- Port E is bifurcated from eDP; when VGA is used, need to use available AUX (if HDMI is in use).
 - For example, DT can use eDP_AUX for VGA converter which is available as free Design but HPD must be used as DDPE_HPD3.
 3xDDC (DDPB, DDPC, DDPD) are valid for all processor SKUs.
- 3. 5xHPD (PCH) inputs (eDP_HPD, DDPB_HPD0, DDPC_HPD1, DDPD_HPD2, DDPE_HPD3) are valid for all processor SKUs.
- ined undefined VBT provides a configuration option to select the four AUX channels A/B/C/D for a given port, based on how the aux channel lines are connected physically on the board

Table 2-19. Display Technologies Support

eDP* 1.3 VES	SA* Embedded DisplayPort* Standard 1.3
DisplayPort* 1.2 VES	SA DisplayPort* Standard 1.2 SA DisplayPort* PHY Compliance Test Specification 1.2 SA DisplayPort* Link Layer Compliance Test Specification 1.2
HDMI* 1.4 ¹ High	h-Definition Multimedia Interface Specification Version 1.4

Notes:

- HDMI* 2.0 support is possible using LS-Pcon converter chip connected to the DP port. The LS-Pcon supports 2 modes:
 - Level shifter for HDMI 1.4 resolutions.
 - DP-HDMI 2.0 protocol converter for HDMI 2.0 resolutions.
- The HDMI* interface supports HDMI with 3D, 4Kx2K@24Hz, Deep Color, and x.v.Color.
- The processor supports High-bandwidth Digital Content Protection (HDCP) for high definition content playback over digital interfaces, HDCP is not supported for eDP*.
- The processor supports eDP* display authentication: Alternate Scrambler Seed Reset (ASSR).
- The processor supports Multi-Stream Transport (MST), enabling multiple monitors to be used via a single DisplayPort connector. The max MST DP supported resolution for H-processor line is:

Table 2-20. Display Resolutions and Link Bandwidth for Multi-Stream Transport calculations (Sheet 1 of 2)

Pixels per line	Lines	Refresh Rate [Hz]	Pixel Clock [MHz]	Link Bandwidth [Gbps]
640	480	60	25.2	0.76
800	600	60	40	1.20
1024	768	60	65	1.95



ed undefined undefined Table 2-20. Display Resolutions and Link Bandwidth for Multi-Stream Transport calculations (Sheet 2 of 2)

	Pixels per line	Lines	Refresh Rate [Hz]	Pixel Clock [MHz]	Link Bandwidth [Gbps]
	1280	720	60	74.25	2.23
	1280	768	60	68.25	2.05
	1360	768	60	85.5	2.57
, UIO	1280	1024	60	108	3.24
idefined undefined un	1400	1050	60	101	3.03
defill.	1680	1050	60	119	3.57
und	1920	1080	60	148.5	4.46
	1920	1200	60	154	4.62
Jefill.	2048	1152	60	156.75	4.70
	2048	1280	60	174.25	5.23
	2048	1536	60	209.25	6.28
	2304	1440	60	218.75	6.56
	2560	1440	60	241.5	7.25
, ur	3840	2160	30	262.75	7.88
ned	2560	1600	60	268.5	8.06
46411	2880	1800	60	337.5	10.13
inno	3200	2400	60	497.75	14.93
	3840	2160	60	533.25	16.00
ndefined undefined ut	4096	2160	60	556.75	17.02
	4096	2304	60	605	18.15

Notes:

- All above is related to bit depth of 24.
- The data rate for a given video mode can be calculated as: Data Rate = Pixel Frequency * Bit Depth. d undefined undefined un
 - The bandwidth requirements for a given video mode can be calculated as: Bandwidth = Data Rate * 1.25 (for 8B/10B coding overhead).
 - The Table above is partial List of the common Display resolutions just for example.

The Link Bandwidth depends if the standards is Reduced Blanking or not.

If the Standard is Not reduced blanking - the expected Bandwidth will be higher.

For more details, refer to VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT). Version 1.0, Rev. 13 February 8, 2013

To calculate what are the resolutions that can be supported in MST configurations, follow the below guidelines:

- Identify what is the Link Bandwidth (column right) according the requested Display resolution.
- Summarize the Bandwidth for Two of three Displays accordingly, and make sure the final result is below 21.6Gbps. (for HBR2, four lanes) b.
- For special cases when x2 lanes are used or HBR or RBR used, refer to the tables in c. Section 2.5.11 accordingly.
- For examples:
 - Docking Two displays: 3840x2160@60hz + 1920x1200@60Hz = 16 + 4.62 = 20.62Gbpsa. [Supported]
 - b. Docking Three Displays: 3840x2160@30hz + 3840x2160@30Hz + 1920x1080@60hz = 7.88 + 7.88 + 4.16 = 19.92Gbps [Supported]


 Consider also the supported resolutions as mentioned in Section 2.5.6 and Section 2.5.7.
- The processor supports only 3 streaming independent and simultaneous display combinations of DisplayPort*/eDP*/HDMI/DVI monitors. In the case where 4 monitors are plugged in, the software policy will determine which 3 will be used.
- Three High Definition Audio streams over the digital display interfaces are supported.
- For display resolutions driving capability see Section 2-22.

dis dis undefined undefined indefined undefined Datasheet, Volume 1 of 2defined



ndefined undefined undefined under mi • DisplayPort* Aux CH supported by the processor, while DDC channel, Panel power sequencing, and HPD are supported through the PCH. Refer to the appropriate Platform Controller Hub (PCH) datasheet (see related documents) for more information.

Figure 2-6. Processor Display Architecture (with 3 DDI Ports as an Example)



Display is the presentation stage of graphics. This involves:

- Pulling rendered data from memory
- Converting raw data into pixels
- Blending surfaces into a frame
- Organizing pixels into frames
- Optionally scaling the image to the desired size
- · Re-timing data for the intended target
- · Formatting data according to the port output standard

2.5.1 **DisplayPort***


. A . madefined undefined undefined The DisplayPort* is a digital communication interface that uses differential signaling to achieve a high-bandwidth bus interface designed to support connections between PCs and monitors, projectors, and TV displays.



A DisplayPort* consists of a Main Link, Auxiliary channel, and a Hot-Plug Detect signal. The Main Link is a unidirectional, high-bandwidth, and low-latency channel used for transport of isochronous data streams such as uncompressed video and audio. The Auxiliary Channel (AUX CH) is a half-duplex bidirectional channel used for link management and device control. The Hot-Plug Detect (HPD) signal serves as an interrupt request for the sink device.

The processor is designed in accordance to VESA* DisplayPort* specification. Refer to Table 2-19.

Figure 2-7. DisplayPort* Overview



2.5.2 High-Definition Multimedia Interface (HDMI*)

The High-Definition Multimedia Interface (HDMI*) is provided for transmitting uncompressed digital audio and video signals from DVD players, set-top boxes, and other audio-visual sources to television sets, projectors, and other video displays. It can carry high-quality multi-channel audio data and all standard and high-definition consumer electronics video formats. The HDMI display interface connecting the processor and display devices uses transition minimized differential signaling (TMDS) to carry audiovisual information through the same HDMI cable.


HDMI includes three separate communications channels: TMDS, DDC, and the optional CEC (consumer electronics control). CEC is not supported on the processor. As shown in the following figure, the HDMI cable carries four differential pairs that make up the TMDS data and clock channels. These channels are used to carry video, audio, and auxiliary data. In addition, HDMI carries a VESA DDC. The DDC is used by an HDMI Source to determine the capabilities and characteristics of the Sink.

Audio, video, and auxiliary (control/status) data is transmitted across the three TMDS data channels. The video pixel clock is transmitted on the TMDS clock channel and is used by the receiver for data recovery on the three data channels. The digital display data signals driven natively through the PCH are AC coupled and needs level shifting to convert the AC coupled signals to the HDMI compliant digital signals.

The processor HDMI interface is designed in accordance with the High-Definition Multimedia Interface.



Figure 2-8. **HDMI*** Overview



2.5.3 **Digital Video Interface (DVI)**

The processor Digital Ports can be configured to drive DVI-D. DVI uses TMDS for transmitting data from the transmitter to the receiver, which is similar to the HDMI through the processor are AC coupled and need level shifting to convert the AC coupled signals to the HDMI compliant digital signals. protocol except for the audio and CEC. Refer to the HDMI section for more information

embedded DisplayPort* (eDP*)

The embedded DisplayPort* (eDP*) is an embedded version of the DisplayPort standard oriented towards applications such as notebook and All-In-One PCs. Like DisplayPort, embedded DisplayPort* also consists of a Main Link, Auxiliary channel, and an optional Hot-Plug Detect signal. eDP* can be bifurcated in order to support VGA display.

Integrated Audio 2.5.5

- HDMI* and display port interfaces carry audio along with video.
- The processor supports 3 High Definition audio streams on 3 digital ports simultaneously (the DMA controllers are in PCH).
- The integrated audio processing (DSP) is performed by the PCH, and delivered to the processor using the AUDIO_SDI and AUDIO_CLK inputs pins.
- AUDIO_SDO output pin is used to carry responses back to the PCH
- Supports only the internal HDMI and DP CODECs.

. A undefined undefined undefined Datasheet, Volume 1 of 2



Table 2-21. Processor Supported Audio Formats over HDMI and DisplayPort*

Audio Formats	HDMI*	DisplayPort*
AC-3 Dolby* Digital	Yes	Yes
Dolby Digital Plus	Yes	Yes
DTS-HD*	Yes	Yes
LPCM, 192 kHz/24 bit, 8 Channel	Yes	Yes
Dolby TrueHD, DTS-HD Master Audio* (Lossless Blu-Ray Disc* Audio Format)	Yes	Yes

The processor will continue to support Silent stream. Silent stream is an integrated audio feature that enables short audio streams, such as system events to be heard over the HDMI* and DisplayPort* monitors. The processor supports silent streams over the HDMI and DisplayPort interfaces at 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz sampling rates.

2.5.6 Multiple Display Configurations (Dual Channel DDR)

The following multiple display configuration modes are supported (with appropriate driver software):

- Single Display is a mode with one display port activated to display the output to one display device.
- Intel Display Clone is a mode with up to three display ports activated to drive the display content of same color depth setting but potentially different refresh rate and resolution settings to all the active display devices connected.
- Extended Desktop is a mode with up to three display ports activated to drive the content with potentially different color depth, refresh rate, and resolution settings on each of the active display devices connected.

The digital ports on the processor can be configured to support DisplayPort/HDMI/DVI. The following table shows examples of valid three display configurations through the processor.

Table 2-22. Display Resolution (Sheet 1 of 2)

undefine	Standard	-Processor Line (display 1,2,3,4)	Notes
IInor	eDP*	4096x2304 @ 60Hz, 24bpp	1,2,3
	DP*	4096x2304 @ 60Hz, 24bpp	1,2,3
d undefined undefined t	undefinee	efined undefined to	ined undefi
d undefined u	undefined und	efined undefin.	



Table 2-22. Display Resolution (Sheet 2 of 2)

Standard	-Processor Line (display 1,2,3,4)	Notes
HDMI* 1.4 (native)	4096x2160 @ 24 Hz, 24 bpp	1,2,3
HDMI 2.0 (Via LS-Pcon)	4096x2160 @ 60Hz, 24bpp	1,2,3,7

Notes:

- Maximum resolution is based on implementation of 4 lanes with HBR2 link data rate.
- bpp bit per pixel.
- support up to 4 displays but only three can be active at the same time.
- The resolutions are assumed at max VCC_{SA}, additional power penalty of ~0.26W per one Display Port. Final resolutions depends on overall power specifications/limitations.
- In case of connecting more than one active display port the processor frequency may be lower than base frequency at thermally limited scenario.
- Supporting 4K display required two DDR channels of same size. Performance degradations exists in the processor platforms while running 4K content for system using single channel system memory (compared to using dual channel)
- HDMI2.0 implemented via LSPCON device. Only one LSPCON with HDCP2.2 support is supported per processor platform.

2.5.7 Multiple Display Configurations (Single Channel DDR)

Table 2-23. H-Processor line Display Resolution Configuration

	Maximum Resolution (Clone/ Extended mode)				
Minimum DDR Speed [MT/s]	eDP @60 Hz (Primary)	DP @ 60 Hz / HDMI¹ @ 30 Hz (Secondary 1)	DP @ 60 Hz / HDMI ¹ @ 30 Hz (Secondary 2)		
1333	4096 x 2304	Not Connected	Not Connected		
	2560 x 1440	4096 x 2304	Not Connected		
1600	3840 x 2160	4096 x 2304	Not Connected		
1866	2560 x 1440	4096 x 2304	4096 x 2304		
2133	3840 x 2160	4096 x 2304	4096 x 2304		

HDMI@30Hz Maximum resolution is: 4096 x 2160

Table 2-24. H-Processor line Display Resolution Configuration when DP @ 30 Hz

unde	Minimum DDR	Maximum Resolution (Clone/ Extended mode)		
0	Speed [MT/s]	eDP @ 60 Hz (Primary)	DP @ 30 Hz (Secondary 1)	DP @30 Hz (Secondary 2)
	1222	3840x 2160	Not Connected	Not Connected
4 undefined undefined u	1333	3840 x 2160	4096 x 2304	Not Connected
Fines	1600	3840 x 2160	4096 x 2304	4096 x 2304
Datasheet, Volui	Indefined U.	ed undefined uni	Jefined undefine	edefined undefine
18fine				od uli



2.5.8 High-Bandwidth Digital Content Protection (HDCP)

HDCP is the technology for protecting high-definition content against unauthorized copy or unreceptive between a source (computer, digital set top boxes, and so on) and the sink (panels, monitor, and TVs). The processor supports HDCP 1.4 for content protection over wired or wireless displays (HDMI*, DVI, and DisplayPort*).

The HDCP 1.4 keys are integrated into the processor and customers are not required to physically configure or handle the keys.

Table 2-25. HDCP Display supported Implications

Displa	y Support	Content Protection Implications
HDCP 1.4	HDMI 1.4	Native FHD Only
HDCP 1.4	Display Port	Native FHD Only
76	HDMI 1.4	LSPCON UHD 2160p30
HDCP 2.2	HDMI 2.0	LSPCON UHD 2160p60
	HDMI 2.0a	Not Supported
efil.	Display Port	Not Supported

2.5.9 Display Link Data Rate Support

Table 2-26. Display Link Data Rate Support

Technology	Link Data Rate
eDP*	RBR (1.62 GT/s) HBR (2.7 GT/s) HBR2 (5.4 GT/s)
DisplayPort*	RBR (1.62 GT/s) HBR (2.7 GT/s) HBR2 (5.4 GT/s)
HDMI*	2.97 Gb/s

Table 2-27. Display Resolution and Link Rate Support

undefined	Resolution	Link Rate Support	High Definition
IIhor	4096x2304	5.4 (HBR2)	UHD (4K)
	3840x2160	5.4 (HBR2)	UHD (4K)
	3200x2000	5.4 (HBR2)	QHD+
	3200x1800	5.4 (HBR2)	QHD+
. 6	2880x1800	2.7 (HBR)	QHD
	2880x1620	2.7 (HBR)	QHD
	2560×1600	2.7 (HBR)	QHD
od un.	2560x1440	2.7 (HBR)	QHD
	1920×1080	1.62 (RBR)	FHD
d undefined undefined	ined v	ndefin	



2.5.10 Display Bit Per Pixel (BPP) Support

Table 2-28. Display Bit Per Pixel (BPP) Support

Technology	Bit Per Pixel (bpp)			
eDP*	24,30,36			
DisplayPort*	24,30,36			
HDMI*	24,36			

2.5.11 Display Resolution per Link Width

Table 2-29. Supported Resolutions¹ for HBR2 (5.4Gbps) by link width

Link Width	Max. Link Bandwidth [Gbps]	Max. Pixel Clock (Theoretical) [MHz]	H-Processor Line
4 lanes	21.6	720 ²	See
2 lanes	10.8	360	2880x1800@60Hz, 24bpp
1 lane	5.4	180	2048x1280@60Hz, 24bpp

Notes:

- 1. The examples assumed 60 Hz refresh rate and 24 bpp.
- 2. The actual Max pixel clock for HBR2 is limited by the CD clock to 675 MHz for H-processor line.

Table 2-30. Supported Resolutions for HBR (2.7Gbps) By Link Width

Link Width	Max. Link Bandwidth [Gbps]	Max. Pixel Clock (theoretical) [MHz]	H-processor line
4 lanes	10.8	360	2880x1800@60Hz, 24bpp
2 lanes	5.4	180	2048x1280@60Hz, 24bpp
1 lane	2.7	90	1280x960@60Hz, 24bpp
Notes: 1. The examples as:	sumed 60 Hz refresh rate a	and 24 bpp.	inger

2.6 Platform Environmental Control Interface (PECI)

Table 2-31. Display Bit Per Pixel (BPP) Support

Technology	Bit Per Pixel (bpp)
eDP*	24,30,36
DisplayPort*	24,30,36
HDMI*	24,36

PECI is an Intel proprietary interface that provides a communication channel between Intel processors and external components like Super IO (SIO) and Embedded Controllers (EC) to provide processor temperature, Turbo, Configurable TDP, and memory throttling control mechanisms and many other services. PECI is used for platform thermal management and real time control and configuration of processor features and performance.



2.6.1 **PECI Bus Architecture**


The PECI architecture is based on a wired OR bus that the clients (as processor PECI) can pull up (with strong drive).

The idle state on the bus is near zero.

The following figures demonstrates PECI design and connectivity:


- PECI Host-Clients Connection: While the host/originator can be third party PECI host and one of the PECI client is a processor PECI device.
- PECI EC Connection.

Figure 2-9. **Example for PECI Host-Clients Connection**





ndefined undefined Figure 2-10. Example for PECI EC Connection



Datasheet, Volume 1 of 2 istined undefi



3 Technologies

This chapter provides a high-level description of Intel technologies implemented in the processor.

The implementation of the features may vary between the processor SKUs.

Details on the different technologies of Intel processors and other relevant external notes are located at the Intel technology web site: http://www.intel.com/technology/

3.1 Intel[®] Virtualization Technology (Intel[®] VT)

Intel[®] Virtualization Technology (Intel[®] VT) makes a single system appear as multiple independent systems to software. This allows multiple, independent operating systems to run simultaneously on a single system. Intel VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets.

Intel Virtualization Technology (Intel VT) for IA-32, Intel[®] 64 and Intel[®] Architecture (Intel[®] VT-x) added hardware support in the processor to improve the virtualization performance and robustness. Intel[®] Virtualization Technology for Directed I/O (Intel[®] VT-d) extends Intel VT-x by adding hardware assisted support to improve I/O device virtualization performance.

Intel VT-x specifications and functional descriptions are included in the *Intel*[®] 64 and *IA-32 Architectures Software Developer's Manual, Volume 3*. Available at:

http://www.intel.com/products/processor/manuals/index.htm

The Intel VT-d specification and other VT documents can be referenced at:

http://www.intel.com/technology/virtualization/index.htm

3.1.1 Intel[®] Virtualization Technology (Intel[®] VT) for IA-32, Intel[®] 64 and Intel[®] Architecture (Intel[®] VT-X)

Intel® VT-x Objectives

Intel VT-x provides hardware acceleration for virtualization of IA platforms. Virtual Machine Monitor (VMM) can use Intel VT-x features to provide an improved reliable virtualized platform. By using Intel VT-x, a VMM is:

- **Robust:** VMMs no longer need to use para-virtualization or binary translation. This means that VMMs will be able to run off-the-shelf operating systems and applications without any special steps.
- **Enhanced:** Intel VT enables VMMs to run 64-bit guest operating systems on IA x86 processors.
- **More reliable:** Due to the hardware support, VMMs can now be smaller, less complex, and more efficient. This improves reliability and availability and reduces the potential for software conflicts.
- More secure: The use of hardware transitions in the VMM strengthens the isolation of VMs and further prevents corruption of one VM from affecting others on the same system.



Intel® VT-x Key Features

The processor supports the following added new Intel VT-x features:

- Extended Page Table (EPT) Accessed and Dirty Bits
- page classification algorithms to optimize VM memory operations, such as defragmentation, paging, live migration, and check-pointing. Without hardware support for EPT A/D bits, VMMs may need to emulate A/D bits by marking EPT paging-structures as not-present or read-only, and incur the overhead of FDT page-fault VM exits and associated software processing.

 P (EPT pointer) Switch EPT A/D bits enabled VMMs to efficiently implement memory management and
- EPTP (EPT pointer) switching
 - EPTP switching is a specific VM function. EPTP switching allows guest software (in VMX non-root operation, supported by EPT) to request a different EPT paging-structure hierarchy. This is a feature by which software in VMX non-root operation can request a change of EPTP without a VM exit. Software will be able to choose among a set of potential EPTP values determined in advance by software in VMX root operation.
- Pause loop exiting
 - Support VMM schedulers seeking to determine when a virtual processor of a multiprocessor virtual machine is not performing useful work. This situation may occur when not all virtual processors of the virtual machine are currently scheduled and when the virtual processor in question is in a loop involving the PAUSE instruction. The new feature allows detection of such loops and is thus called PAUSE-loop exiting.

The processor IA core supports the following Intel VT-x features:

- Extended Page Tables (EPT)
 - EPT is hardware assisted page table virtualization
 - It eliminates VM exits from quest OS to the VMM for shadow page-table maintenance
- Virtual Processor IDs (VPID)
 - Ability to assign a VM ID to tag processor IA core hardware structures (such as TLBs)
 - This avoids flushes on VM transitions to give a lower-cost VM transition time and an overall reduction in virtualization overhead.
- **Guest Preemption Timer**
 - Mechanism for a VMM to preempt the execution of a quest OS after an amount of time specified by the VMM. The VMM sets a timer value before entering a quest
 - The feature aids VMM developers in flexibility and Quality of Service (QoS) quarantees
- Descriptor-Table Exiting
 - Descriptor-table exiting allows a VMM to protect a guest OS from internal (malicious software based) attack by preventing relocation of key system data structures like IDT (interrupt descriptor table), GDT (global descriptor table), LDT (local descriptor table), and TSS (task segment selector).
 - A VMM using this feature can intercept (by a VM exit) attempts to relocate these data structures and prevent them from being tampered by malicious

Jestred undefined undefined undefin Datasheet, Volume 1 of 2



3.1.2 Intel[®] Virtualization Technology (Intel[®] VT) for Directed I/O (Intel[®] VT-d)

Intel® VT-d Objectives


The key Intel VT-d objectives are domain-based isolation and hardware-based virtualization. A domain can be abstractly defined as an isolated environment in a platform to which a subset of host physical memory is allocated. Intel VT-d provides accelerated I/O performance for a virtualized platform and provides software with the following capabilities:

- I/O device assignment and security: for flexibly assigning I/O devices to VMs and extending the protection and isolation properties of VMs for I/O operations.
- DMA remapping: for supporting independent address translations for Direct Memory Accesses (DMA) from devices.
- Interrupt remapping: for supporting isolation and routing of interrupts from devices and external interrupt controllers to appropriate VMs.
- Reliability: for recording and reporting to system software DMA and interrupt errors that may otherwise corrupt memory or impact VM isolation.

Intel[®] VT-d accomplishes address translation by associating transaction from a given I/O device to a translation table associated with the Guest to which the device is assigned. It does this by means of the data structure in the following illustration. This table creates an association between the device's PCI Express* Bus/Device/Function (B/D/F) number and the base address of a translation table. This data structure is populated by a VMM to map devices to translation tables in accordance with the device assignment restrictions above, and to include a multi-level translation table (VT-d Table) that contains Guest specific address translations.



Figure 3-1. Device to Domain Mapping Structures



Intel[®] VT-d functionality, often referred to as an Intel[®] VT-d Engine, has typically been implemented at or near a PCI Express* host bridge component of a computer system. This might be in a chipset component or in the PCI Express functionality of a processor with integrated I/O. When one such VT-d engine receives a PCI Express transaction from a PCI Express bus, it uses the B/D/F number associated with the transaction to search for an Intel[®] VT-d translation table. In doing so, it uses the B/D/F number to traverse the data structure shown in the above figure. If it finds a valid Intel VT-d table in this data structure, it uses that table to translate the address provided on the PCI Express bus. If it does not find a valid translation table for a given translation, this results in an Intel[®] VT-d fault. If Intel VT-d translation is required, the Intel[®] VT-d engine performs an N-level table walk.

For more information, refer to *Intel Virtualization Technology for Directed I/O Architecture Specification* http://www.intel.com/content/dam/www/public/us/en/documents/product-specifications/vt-directed-io-spec.pdf



Intel® VT-d Key Features

The processor supports the following Intel® VT-d features:

- Memory controller and processor graphics comply with the Intel VT-d 2.1 Specification.
- Two Intel VT-d DMA remap engines.
 - iGFX DMA remap engine
 - Default DMA remap engine (covers all devices except iGFX)
- · Support for root entry, context entry, and default context
- 39-bit guest physical address and host physical address widths
- · Support for 4K page sizes only
- Support for register-based fault recording only (for single entry only) and support for MSI interrupts for faults
- Support for both leaf and non-leaf caching
- Support for boot protection of default page table
- · Support for non-caching of invalid page table entries
- Support for hardware based flushing of translated but pending writes and pending reads, on IOTLB invalidation
- Support for Global, Domain specific and Page specific IOTLB invalidation
- MSI cycles (MemWr to address FEEx_xxxxh) not translated
 - Translation faults result in cycle forwarding to VBIOS region (byte enables masked for writes). Returned data may be bogus for internal agents, PEG/DMI interfaces return unsupported request status
- Interrupt Remapping is supported
- Queued invalidation is supported
- Intel VT-d translation bypass address range is supported (Pass Through)

The processor supports the following added new Intel VT-d features:

- 4-level Intel VT-d Page walk both default Intel VT-d engine as well as the IGD VT-d engine are upgraded to support 4-level Intel VT-d tables (adjusted guest address width of 48 bits)
- Intel VT-d superpage support of Intel VT-d superpage (2 MB, 1 GB) for default Intel VT-d engine (that covers all devices except IGD)
 IGD Intel VT-d engine does not support superpage and BIOS should disable superpage in default Intel[®] VT-d engine when iGfx is enabled.

Note: Intel VT-d Technology may not be available on all SKUs.



3.2 Security Technologies

3.2.1 Intel[®] Trusted Execution Technology (Intel[®] TXT)

Intel[®] Trusted Execution Technology (Intel TXT) defines platform-level enhancements that provide the building blocks for creating trusted platforms.

The Intel TXT platform helps to provide the authenticity of the controlling environment such that those wishing to rely on the platform can make an appropriate trust decision. The Intel TXT platform determines the identity of the controlling environment by accurately measuring and verifying the controlling software.

Another aspect of the trust decision is the ability of the platform to resist attempts to change the controlling environment. The Intel TXT platform will resist attempts by software processes to change the controlling environment or bypass the bounds set by the controlling environment.

Intel TXT is a set of extensions designed to provide a measured and controlled launch of system software that will then establish a protected environment for itself and any additional software that it may execute.

These extensions enhance two areas:

- The launching of the Measured Launched Environment (MLE).
- The protection of the MLE from potential corruption.

The enhanced platform provides these launch and control interfaces using Safer Mode Extensions (SMX).

The SMX interface includes the following functions:

- · Measured/Verified launch of the MLE.
- Mechanisms to ensure the above measurement is protected and stored in a secure location.
- Protection mechanisms that allow the MLE to control attempts to modify itself.

The processor also offers additional enhancements to System Management Mode (SMM) architecture for enhanced security and performance. The processor provides new MSRs to:

- Enable a second SMM range
- Enable SMM code execution range checking
- Select whether SMM Save State is to be written to legacy SMRAM or to MSRs
- Determine if a thread is going to be delayed entering SMM
- Determine if a thread is blocked from entering SMM
- Targeted SMI, enable/disable threads from responding to SMIs, both VLWs and IPI

For the above features, BIOS must test the associated capability bit before attempting to access any of the above registers.

For more information, refer to the Intel® Trusted Execution Technology Measured Launched Environment Programming Guide

Note: Intel TXT Technology may not be available on all SKUs.



Intel[®] Advanced Encryption Standard New Instructions (Intel[®] AES-NI)

The processor supports Intel Advanced Encryption Standard New Instructions (Intel AES-NI) that are a set of Single Instruction Multiple Data (SIMD) instructions that enable fast and secure data encryption and decryption based on the Advanced Encryption Standard (AES). Intel AES-NI are valuable for a wide range of cryptographic applications, such as applications that perform bulk encryption/decryption, authentication, random number generation, and authenticated encryption. AES is broadly accepted as the standard for both government and industry applications, and is widely deployed in various protocols.

Intel AES-NI consists of six Intel SSE instructions. Four instructions, AESENC, AESENCLAST, AESDEC, and AESDELAST facilitate high performance AES encryption and decryption. The other two, AESIMC and AESKEYGENASSIST, support the AES key expansion procedure. Together, these instructions provide full hardware for supporting AES; offering security, high performance, and a great deal of flexibility.

Note: Intel AES-NI Technology may not be available on all SKUs.

PCLMULQDQ (Perform Carry-Less Multiplication Quad **Word) Instruction**

The processor supports the carry-less multiplication instruction, PCLMULQDQ. PCLMULQDQ is a Single Instruction Multiple Data (SIMD) instruction that computes the 128-bit carry-less multiplication of two 64-bit operands without generating and propagating carries. Carry-less multiplication is an essential processing component of several cryptographic systems and standards. Hence, accelerating carry-less multiplication can significantly contribute to achieving high speed secure computing and communication.

Intel[®] Secure Key 3.2.4

The processor supports Intel Secure Key (formerly known as Digital Random Number Generator (DRNG)), a software visible random number generation mechanism supported by a high quality entropy source. This capability is available to programmers through the RDRAND instruction. The resultant random number generation capability is designed to comply with existing industry standards in this regard (ANSI X9.82 and NIST SP 800-90).

Some possible usages of the RDRAND instruction include cryptographic key generation as used in a variety of applications, including communication, digital signatures, secure storage, and so on.

Execute Disable Bit

The Execute Disable Bit allows memory to be marked as non executable when combined with a supporting operating system. If code attempts to run in nonexecutable memory, the processor raises an error to the operating system. This feature can prevent some classes of viruses or worms that exploit buffer overrun vulnerabilities . A undefined undefined undefined and can, thus, help improve the overall security of the system.

See the Intel 64 and IA-32 Architectures Software Developer's Manuals for more detailed information.



3.2.6 Boot Guard Technology

Boot Guard technology is a part of boot integrity protection technology. Boot Guard can help protect the platform boot integrity by preventing execution of unauthorized boot blocks. With Boot Guard, platform manufacturers can create boot policies such that invocation of an unauthorized (or untrusted) boot block will trigger the platform protection per the manufacturer's defined policy.

With verification based in the hardware, Boot Guard extends the trust boundary of the platform boot process down to the hardware level.

Boot Guard accomplishes this by:

- Providing of hardware-based Static Root of Trust for Measurement (S-RTM) and the Root of Trust for Verification (RTV) using Intel architectural components.
- Providing of architectural definition for platform manufacturer Boot Policy.
- Enforcing of manufacture provided Boot Policy using Intel architectural components.

Benefits of this protection is that Boot Guard can help maintain platform integrity by preventing re-purposing of the manufacturer's hardware to run an unauthorized software stack.

Note: Boot Guard availability may vary between the different SKUs.

3.2.7 Supervisor Mode Execution Protection (SMEP)

Intel[®] Supervisor Mode Execution Protection (SMEP) is a mechanism that provides the next level of system protection by blocking malicious software attacks from user mode code when the system is running in the highest privilege level. This technology helps to protect from virus attacks and unwanted code from harming the system. For more information, refer to *Intel*[®] 64 and *IA-32 Architectures Software Developer's Manual, Volume 3A* at: http://www.intel.com/Assets/PDF/manual/253668.pdf

3.2.8 Intel Supervisor Mode Access Protection (SMAP)

Intel Supervisor Mode Access Protection (SMAP) is a mechanism that provides next level of system protection by blocking a malicious user from tricking the operating system into branching off user data. This technology shuts down very popular attack vectors against operating systems.

For more information, refer to the *Intel* [®] 64 and *IA-32 Architectures Software* Developer's Manual, Volume 3A: http://www.intel.com/Assets/PDF/manual/253668.pdf

3.2.9 Intel[®] Memory Protection Extensions (Intel[®] MPX)

Intel[®] MPX provides hardware accelerated mechanism for memory testing (heap and stack) buffer boundaries in order to identify buffer overflow attacks.

An $Intel^{\circledR}$ MPX enabled compiler inserts new instructions that tests memory boundaries prior to a buffer access. Other $Intel^{\circledR}$ MPX commands are used to modify a database of memory regions used by the boundary checker instructions.

The Intel[®] MPX ISA is designed for backward compatibility and will be treated as no-operation instructions (NOPs) on older processors.



Intel® MPX can be used for:

- · Efficient runtime memory boundary checks for security-sensitive portions of the application.

Intel[®] MPX emulation (without hardware acceleration) is available with the Intel[®] C++ Compiler 13.0 or newer.

Intel[®] Software Guard Extensions (Intel[®] SGX) 3.2.10

Software Guard Extensions (SGX) is a processor enhancement designed to help protect application integrity and confidentiality of secrets and withstands software and certain hardware attacks.

Software Guard Extensions (SGX) creates and operates in protected regions of memory named Enclaves.

Enclave code can be accessed using new special ISA commands that jump into per Enclave predefined addresses. Data within an Enclave can only be accessed from that same Enclave code.

The latter security statements hold under all privilege levels including supervisor mode (ring-0), System Management Mode (SMM) and other Enclaves.

Software Guard Extensions (SGX) features a memory encryption engine that both encrypt Enclave memory as well as protect it from corruption and replay attacks.

Software Guard Extensions (SGX) benefits over alternative Trusted Execution Environments (TEEs) are:

- Enclaves are written using C/C++ using industry standard build tools.
- High processing power as they run on the processor.
- Large amount of memory are available as well as non-volatile storage (such as disk drives).
- Simple to maintain and debug using standard IDEs (Integrated Development Environment)
- Scalable to a larger number of applications and vendors running concurrently

For more information, refer to the Intel® SGX DOC.

Intel[®] Virtualization Technology (Intel[®] VT) for Directed I/O (Intel[®] VT-d)

Refer to Section 3.1.2 Intel® VT-d for detail.

undefined undefined . A undefined undefined Datasheet, Volume 1 of 2



3.3 Power and Performance Technologies

3.3.1 Intel[®] Hyper-Threading Technology (Intel[®] HT Technology)

The processor supports Intel[®] Hyper-Threading Technology (Intel[®] HT Technology) that allows an execution processor IA core to function as two logical processors. While some execution resources such as caches, execution units, and buses are shared, each logical processor has its own architectural state with its own set of general-purpose registers and control registers. This feature must be enabled using the BIOS and requires operating system support.

Intel recommends enabling Intel Hyper-Threading Technology with Microsoft* Windows* 8 and Microsoft Windows 7 and disabling Intel Hyper-Threading Technology using the BIOS for all previous versions of Windows* operating systems. For more information on Intel Hyper-Threading Technology, see http://www.intel.com/technology/hyper-threading/.

Note: Intel[®] HT Technology may not be available on all SKUs.

3.3.2 Intel[®] Turbo Boost Technology 2.0

The Intel[®] Turbo Boost Technology 2.0 allows the processor IA core/processor graphics core to opportunistically and automatically run faster than the processor IA core base frequency/processor graphics base frequency if it is operating below power, temperature, and current limits. The Intel Turbo Boost Technology 2.0 feature is designed to increase performance of both multi-threaded and single-threaded workloads.

Compared with previous generation products, Intel Turbo Boost Technology 2.0 will increase the ratio of application power towards TDP and also allows to increase power above TDP as high as PL2 for short periods of time. Thus, thermal solutions and platform cooling that are designed to less than thermal design guidance might experience thermal and performance issues since more applications will tend to run at the maximum power limit for significant periods of time.

Note: Intel Turbo Boost Technology 2.0 may not be available on all SKUs

3.3.2.1 Intel[®] Turbo Boost Technology 2.0 Frequency

To determine the highest performance frequency amongst active processor IA cores, the processor takes the following into consideration:

- The number of processor IA cores operating in the C0 state.
- \bullet The estimated processor IA core current consumption and I_{CCMax} register settings.
- The estimated package prior and present power consumption and turbo power limits.
- · The package temperature.
- Sustained turbo residencies at high voltages and temperature.



Any of these factors can affect the maximum frequency for a given workload. If the power, current, or thermal limit is reached, the processor will automatically reduce the frequency to stay within its TDP limit. Turbo processor frequencies are only active if the operating system is requesting the PO state. For more information on P-states and Cstates, see Power Management.

Intel® Advanced Vector Extensions 2 (Intel® AVX2) 3.3.3

Intel® Advanced Vector Extensions 2.0 (Intel® AVX2) is the latest expansion of the Intel instruction set. Intel AVX2 extends the Intel Advanced Vector Extensions (Intel® AVX) with 256-bit integer instructions, floating-point fused multiply add (FMA) instructions, and gather operations. The 256-bit integer vectors benefit math, codec, image, and digital signal processing software. FMA improves performance in face detection, professional imaging, and high performance computing. Gather operations increase vectorization opportunities for many applications. In addition to the vector extensions, this generation of Intel processors adds new bit manipulation instructions useful in compression, encryption, and general purpose software.

For more information on Intel AVX, see http://www.intel.com/software/avx

Note: Intel AVX2 Technology may not be available on all SKUs.

Intel® 64 Architecture x2APIC

The x2APIC architecture extends the xAPIC architecture that provides key mechanisms for interrupt delivery. This extension is primarily intended to increase processor addressability.

Specifically, x2APIC:

- Retains all key elements of compatibility to the xAPIC architecture:
 - Delivery modes
 - Interrupt and processor priorities
 - Interrupt sources
 - Interrupt destination types
- Provides extensions to scale processor addressability for both the logical and physical destination modes
- Adds new features to enhance performance of interrupt delivery
- Reduces complexity of logical destination mode interrupt delivery on link based architectures

The key enhancements provided by the x2APIC architecture over xAPIC are the followina:

- Support for two modes of operation to provide backward compatibility and extensibility for future platform innovations:
 - In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture.
 - . A undefined undefined undefined In x2APIC mode, APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements on interrupt delivery.



- Increased range of processor addressability in x2APIC mode:
 - Physical xAPIC ID field increases from 8 bits to 32 bits, allowing for interrupt processor addressability up to 4G-1 processors in physical destination mode. A processor implementation of x2APIC architecture can support fewer than 32bits in a software transparent fashion.
 - Logical xAPIC ID field increases from 8 bits to 32 bits. The 32-bit logical x2APIC ID is partitioned into two sub-fields - a 16-bit cluster ID and a 16-bit logical ID within the cluster. Consequently, ((2^20) - 16) processors can be addressed in logical destination mode. Processor implementations can support fewer than 16 bits in the cluster ID sub-field and logical ID sub-field in a software agnostic fashion.
- More efficient MSR interface to access APIC registers:
 - To enhance inter-processor and self-directed interrupt delivery as well as the ability to virtualize the local APIC, the APIC register set can be accessed only through MSR-based interfaces in x2APIC mode. The Memory Mapped IO (MMIO) interface used by xAPIC is not supported in x2APIC mode.
- The semantics for accessing APIC registers have been revised to simplify the programming of frequently-used APIC registers by system software. Specifically, the software semantics for using the Interrupt Command Register (ICR) and End Of Interrupt (EOI) registers have been modified to allow for more efficient delivery and dispatching of interrupts.
- The x2APIC extensions are made available to system software by enabling the local x2APIC unit in the "x2APIC" mode. To benefit from x2APIC capabilities, a new operating system and a new BIOS are both needed, with special support for x2APIC
- The x2APIC architecture provides backward compatibility to the xAPIC architecture and forward extendible for future Intel platform innovations.

Intel x2APIC Technology may not be available on all SKUs. Note:

> For more information, see the Intel® 64 Architecture x2APIC Specification at http:// www.intel.com/products/processor/manuals/.

Power Aware Interrupt Routing (PAIR)

The processor includes enhanced power-performance technology that routes interrupts to threads or processor IA cores based on their sleep states. As an example, for energy savings, it routes the interrupt to the active processor IA cores without waking the deep idle processor IA cores. For performance, it routes the interrupt to the idle (C1) Intel® Transactional Synchronization Extensions (Intel® Transactional Synchronization instructions)

3.3.6

instruction set extensions that allow programmers to specify regions of code for transactional synchronization. Programmers can use these extensions to achieve the performance of fine-grain locking while actually programming using coarse-grain locks. Details on Intel TSX-NI may be found in Intel® Architecture Instruction Set Extensions Programming Reference.

Lefined undefined undef Datasheet, Volume 1 of 2



Note: Intel[®] TSX-NI may not be available on all SKUs.


3.4 Intel[®] Image Signal Processor (Intel[®] ISP)

3.4.1 Platform Imaging Infrastructure

The imaging infrastructure is based on a number of hardware components as shown in Figure 3-3. The three major components of the system are:


- Camera SubSystem: Located in the lid of the system and contains CMOS sensor, flash, LED, I/O interface (MIPI* CSI-2 and I²C*), Focus control and other components.
- Camera I/O controller: The I/O controller is located in the PCH and contains a
 MIPI-CSI2 Host controller. The host controller is a PCI device (independent of the
 ISP device). The CSI-2 HCI brings imaging data from an external imager into the
 system and provides a command and control channel for the imager using I²C.
- Intel® ISP (Image Signal Processor): The ISP processes the images captured by Bayer sensors to be used by still or video applications (such as, JPEG, H.264, and so on).

Figure 3-2. Processor Camera System





Platform Imaging Infrastructure



Debug Technologies

3.5.1 Intel® Processor Trace

Intel[®] Processor Trace (Intel[®] PT) is a new tracing capability added to Intel[®] Architecture, for use in software debug and profiling. Intel PT provides the capability for more precise software control flow and timing information, with limited impact to software execution. This provides enhanced ability to debug software crashes, hangs, or other anomalies, as well as responsiveness and short-duration performance issues.

Intel® VTune™ Amplifier for Systems and the Intel® System Debugger are part of Intel® System Studio 2015, which includes updates for new debug and trace features on this latest platform, including Intel PT and Intel® Trace Hub.

An update to the Linux perf utility, with support for Intel PT, is available for download at aires https://github.com/virtuoso/linux-perf/tree/intel pt. It requires rebuilding the kernel ..it)
indefined undefined undefined




Power Management I underlined underline

when I of 2 Datasheet, Volume 1 of 2




Figure 4-1. **Processor Power States**



ined undefined Datasheet, Volume 1 of 2 , indefined



Processor Package and IA Core C-States Figure 4-2.



Advanced Configuration and Power Interface (ACPI) States Supported

This section describes the ACPI states supported by the processor.

System States

State	Description	undeil.
G0/S0	Full On	
G1/S3-Cold	Suspend-to-RAM (STR). Context saved to memory (S3-Hot is not supported by the processor).	
G1/S4	Suspend-to-Disk (STD). All power lost (except wake-up on PCH).	7
G2/S5	Soft off. All power lost (except wake-up on PCH). Total reboot.	
G3	Mechanical off. All power removed from system.	7
G0/S0 G1/S3-Cold G1/S4 G2/S5 G3	ndefined white ined who in the state of the	d undefined u
Jundefined undefined undef	Mechanical off. All power removed from system.	
ed underined	undefined undefined	ed undefined i
Datasheet, Volume 1 of 2	d nuge, e	7
Datasheet, Volume 1 of 2	ised undefined u.	



Jefined undefined undefined **Processor IA Core/Package State Support**

	State	Description	Indi
UO.	CO de	Active mode, processor executing code.	ed
	C1	AutoHALT processor IA core state (package C0 state).	4efill.
	C1E	AutoHALT processor IA core state with lowest frequency and voltage operating point (package C0 state).	ing
ad un	C2	All processor IA cores in C3 or deeper. Memory path open. Temporary state before Package C3 or deeper.	
define	C3	Processor IA execution cores in C3 or deeper, flush their L1 instruction cache, L1 data cache, and L2 cache to the LLC shared cache. LLC may be flushed. Clocks are shut off to each core.	
aed une	C6	Processor IA execution cores in this state save their architectural state before removing core voltage. BCLK is off.	2
undefill	C7	Processor IA execution cores in this state behave similarly to the C6 state. If all execution cores request C7, LLC ways may be flushed until it is cleared. If the entire LLC is flushed, voltage will be removed from the LLC.	ined un
	C8	C7 plus LLC must be flushed.	defill
	C9	C8 plus most Uncore voltages at 0V. IA, GT and SA reduced to 0V, while Vcc _{IO} stays on.	UNC.
	C10	C9 plus all VRs at PS4 or LPM. 24MHz clock off	
ed un		i nuo	1
Table 4-2.	Integrated N	Memory Controller (IMC) States	
illo	State	Description	

Table 4-2. **Integrated Memory Controller (IMC) States**

State	Description
Power up	CKE asserted. Active mode.
Pre-charge Power down	CKE de-asserted (not self-refresh) with all banks closed.
Active Power down	CKE de-asserted (not self-refresh) with minimum one bank active.
Self-Refresh	CKE de-asserted using device self-refresh.

Table 4-3. PCI Express* Link States

State	Description
L0	Full on – Active transfer state.
L1	Lowest Active Power Management – Longer exit latency
L3	Lowest power state (power-off) – Longest exit latency

Table 4-4. Direct Media Interface (DMI) States

L1	Lowest Active Power Management – Longer exit latency	
L3	Lowest power state (power-off) – Longest exit latency	2 0
Direct Med	lia Interface (DMI) States	indefined
State	Description	ed u.
LO	Full on – Active transfer state	SULL
L1	Lowest Active Power Management – Longer exit latency	
L3	Lowest power state (power-off) – Longest exit latency	
undefined	Jundefined undefined undef	efined undefined to 1 of 2

Datasheet, Volume 1 of 2 ., v.



Table 4-5. G, S, and C Interface State Combinations

	Global (G) State	Sleep (S) State	Processor Package (C) State	Processor State	System Clocks	Description
	G0	S0	C0	Full On	On	Full On
	G0	S0	C1/C1E	Auto-Halt	On	Auto-Halt
nde	G0	S0	C3	Deep Sleep	On	Deep Sleep
ndefined undefined unde	G0	S0	C6/C7	Deep Power Down	On	Deep Power Down
delli	G0	S0	C8/C9/C10	Off	On	Deeper Power Down
June	G1	S3	Power off	Off	Off, except RTC	Suspend to RAM
	G1	S4	Power off	Off	Off, except RTC	Suspend to Disk
detti	G2	S5	Power off	Off	Off, except RTC	Soft Off
	G3	N/A	Power off	Off	Power off	Hard off
	77	P**			I I	

Processor IA Core Power Management

While executing code, Enhanced Intel SpeedStep® Technology and Hardware-controlled P-states optimizes the processor's IA core frequency and voltage based on workload. Each frequency and voltage operating point is defined by ACPI as a P-state. When the processor is not executing code, it is idle. A low-power idle state is defined by ACPI as a C-state. In general, deeper power C-states have longer entry and exit latencies.

undefined undefined

4.2.1.1

Enhanced Intel SpeedStep[®] Technology enables OS to control and select P-state. The following are the key features of Enhanced Intel SpeedStep[®] Technology:

• Multiple frequency and voltage points for optimal efficiency. These operation

- Frequency selection is software controlled by writing to processor MSRs. The voltage is optimized based on the selected frequency and the number of active processor IA cores.
 - Once the voltage is established, the PLL locks on to the target frequency.
 - All active processor IA cores share the same frequency and voltage. In a multicore processor, the highest frequency P-state requested among all active IA cores is selected.
 - Software-requested transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until the previous transition is completed.
- The processor controls voltage ramp rates internally to ensure glitch-free transitions.
- Because there is low transition latency between P-states, a significant number of . A . indefined undefined transitions per-second are possible.



4.2.1.2 Intel[®] Speed Shift Technology

Hardware-controlled P-states are an energy efficient method of frequency control by the hardware rather than relying on OS control. OS is aware of available hardware P-states and request a desired P-state or it can let Hardware determine the P-state. The OS request is based on its workload requirements and awareness of processor capabilities. Processor decision is based on the different system constraints for example: Workload demand, thermal limits while taking into consideration the minimum and maximum levels and activity window of performance requested by the Operating System.

For more details, refer to the following document (see related documents section):

• Intel® 64 and IA-32 Architectures Software Developer's Manual (SDM), volume 3B.


4.2.2 Low-Power Idle States

When the processor is idle, low-power idle states (C-states) are used to save power. More power savings actions are taken for numerically higher C-states. However, deeper C-states have longer exit and entry latencies. Resolution of C-states occur at the thread, processor IA core, and processor package level. Thread-level C-states are available if Intel Hyper-Threading Technology is enabled.

Caution:

Long term reliability cannot be assured unless all the Low-Power Idle States are enabled.

Figure 4-3. Idle Power Management Breakdown of the Processor IA Cores



While individual threads can request low-power C-states, power saving actions only take place once the processor IA core C-state is resolved. processor IA core C-states are automatically resolved by the processor. For thread and processor IA core C-states, a transition to and from C0 state is required before entering any other C-state.



4.2.3 Requesting Low-Power Idle States

The primary software interfaces for requesting low-power idle states are through the MWAIT instruction with sub-state hints and the HLT instruction (for C1 and C1E). However, software may make C-state requests using the legacy method of I/O reads from the ACPI-defined processor clock control registers, referred to as P_LVLx. This method of requesting C-states provides legacy support for operating systems that initiate C-state transitions using I/O reads.

For legacy operating systems, P_LVLx I/O reads are converted within the processor to the equivalent MWAIT C-state request. Therefore, P_LVLx reads do not directly result in I/O reads to the system. The feature, known as I/O MWAIT redirection, must be enabled in the BIOS.

The BIOS can write to the C-state range field of the PMG_IO_CAPTURE MSR to restrict the range of I/O addresses that are trapped and emulate MWAIT like functionality. Any P_LVLx reads outside of this range do not cause an I/O redirection to MWAIT(Cx) like request. They fall through like a normal I/O instruction.

When P_LVLx I/O instructions are used, MWAIT sub-states cannot be defined. The MWAIT sub-state is always zero if I/O MWAIT redirection is used. By default, P_LVLx I/O redirections enable the MWAIT 'break on EFLAGS.IF' feature that triggers a wake up on an interrupt, even if interrupts are masked by EFLAGS.IF.

4.2.4 Processor IA Core C-State Rules

The following are general rules for all processor IA core C-states, unless specified otherwise:

- A processor IA core C-State is determined by the lowest numerical thread state (such as Thread 0 requests C1E while Thread 1 requests C3 state, resulting in a processor IA core C1E state). See the G, S, and C Interface State Combinations table.
- A processor IA core transitions to C0 state when:
 - An interrupt occurs
 - There is an access to the monitored address if the state was entered using an MWAIT/Timed MWAIT instruction
 - The deadline corresponding to the Timed MWAIT instruction expires
- An interrupt directed toward a single thread wakes up only that thread.
- If any thread in a processor IA core is active (in C0 state), the core's C-state will resolve to C0.
- Any interrupt coming into the processor package may wake any processor IA core.
- A system reset re-initializes all processor IA cores.

Processor IA core CO State

The normal operating state of a processor IA core where code is being executed.

Processor IA core C1/C1E State

C1/C1E is a low-power state entered when all threads within a processor IA core execute a HLT or MWAIT(C1/C1E) instruction.

A System Management Interrupt (SMI) handler returns execution to either Normal state or the C1/C1E state. See the *Intel 64 and IA-32 Architectures Software Developer's Manual* for more information.



While a processor IA core is in C1/C1E state, it processes bus snoops and snoops from other threads. For more information on C1E, see Section 4.2.5.

Processor IA core C3 State

Individual threads of a processor IA core can enter the C3 state by initiating a P_LVL2 I/O read to the P_BLK or an MWAIT(C3) instruction. A processor IA core in C3 state flushes the contents of its L1 instruction cache, L1 data cache, and L2 cache to the shared LLC, while maintaining its architectural state. All processor IA core clocks are stopped at this point. Because the processor IA core's caches are flushed, the processor does not wake any processor IA core that is in the C3 state when either a snoop is detected or when another processor IA core accesses cacheable memory.

Processor IA core C6 State

Individual threads of a processor IA core can enter the C6 state by initiating a P_LVL3 I/O read or an MWAIT(C6) instruction. Before entering processor IA core C6 state, the processor IA core will save its architectural state to a dedicated SRAM. Once complete, a processor IA core will have its voltage reduced to zero volts. During exit, the processor IA core is powered on and its architectural state is restored.

Processor IA core C7-C10 States

Individual threads of a processor IA core can enter the C7, C8, C9, or C10 state by initiating a P_LVL4, P_LVL5, P_LVL6, P_LVL7 I/O read (respectively) to the P_BLK or by an MWAIT(C7/C8/C9/C10) instruction. The processor IA core C7-C10 state exhibits the same behavior as the processor IA core C6 state.

C-State Auto-Demotion

In general, deeper C-states, such as C6 or C7, have long latencies and have higher energy entry/exit costs. The resulting performance and energy penalties become significant when the entry/exit frequency of a deeper C-state is high. Therefore, incorrect or inefficient usage of deeper C-states have a negative impact on battery life and idle power. To increase residency and improve battery life and idle power in deeper C-states, the processor supports C-state auto-demotion.

There are two C-State auto-demotion options:

- C7/C6 to C3
- C7/C6/C3 To C1

The decision to demote a processor IA core from C6/C7 to C3 or C3/C6/C7 to C1 is based on each processor IA core's immediate residency history. Upon each processor IA core C6/C7 request, the processor IA core C-state is demoted to C3 or C1 until a sufficient amount of residency has been established. At that point, a processor IA core is allowed to go into C3/C6 or C7. Each option can be run concurrently or individually. If the interrupt rate experienced on a processor IA core is high and the processor IA core is rarely in a deep C-state between such interrupts, the processor IA core can be demoted to a C3 or C1 state. A higher interrupt pattern is required to demote a processor IA core to C1 as compared to C3.

This feature is disabled by default. BIOS must enable it in the PMG_CST_CONFIG_CONTROL register. The auto-demotion policy is also configured by this register.



Package C-States


The processor support following is a final pack. The processor supports C0, C1/C1E, C3, C6, C7, C8, C9, and C10 power states. The following is a summary of the general rules for package C-state entry. These apply to

- A package C-state request is determined by the lowest numerical processor IA core C-state amongst all processor IA cores.
- A package C-state is automatically resolved by the processor depending on the processor IA core idle power states and the status of the platform components.
 - Each processor IA core can be at a lower idle power state than the package if the platform does not grant the processor permission to enter a requested package C-state.
 - The platform may allow additional power savings to be realized in the processor.
 - For package C-states, the processor is not required to enter C0 before entering any other C-state.
 - Entry into a package C-state may be subject to auto-demotion that is, the processor may keep the package in a deeper package C-state then requested by the operating system if the processor determines, using heuristics, that the deeper C-state results in better power/performance.

The processor exits a package C-state when a break event is detected. Depending on the type of break event, the processor does the following:

- If a processor IA core break event is received, the target processor IA core is activated and the break event message is forwarded to the target processor IA core.
 - If the break event is not masked, the target processor IA core enters the processor IA core C0 state and the processor enters package C0.
 - If the break event is masked, the processor attempts to re-enter its previous package state.
- If the break event was due to a memory access or snoop request,
 - But the platform did not request to keep the processor in a higher package Cstate, the package returns to its previous C-state.
 - And the platform requests a higher power C-state, the memory access or snoop request is serviced and the package remains in the higher power C-state.

Package C-State Entry and Exit





Package C0

This is the normal operating state for the processor. The processor remains in the normal state when at least one of its processor IA cores is in the C0 or C1 state or when the platform has not granted permission to the processor to go into a low-power state. Individual processor IA cores may be in deeper power idle states while the package is in C0 state.

Package C2 State

Package C2 state is an internal processor state that cannot be explicitly requested by software. A processor enters Package C2 state when either:

- All processor IA cores have requested a C3 or deeper power state and all graphics processor IA cores requested are in RC6, but constraints (LTR, programmed timer events in the near future, and so forth) prevent entry to any state deeper than C2 state.
- Or, all processor IA cores have requested a C3 or deeper power state and all graphics processor IA cores requested are in RC6 and a memory access request is received. Upon completion of all outstanding memory requests, the processor transitions back into a deeper package C-state.

Package C3 State

A processor enters the package C3 low-power state when:

- At least one processor IA core is in the C3 state.
- The other processor IA cores are in a C3 or deeper power state, and the processor has been granted permission by the platform.
- The platform has not granted a request to a package C6/C7 state or deeper state but has allowed a package C3 state.

In package C3-state, the LLC shared cache is valid.

Package C6 State

A processor enters the package C6 low-power state when:

- At least one processor IA core is in the C6 state.
- The other processor IA cores are in a C6 or deeper power state, and the processor has been granted permission by the platform.
- The platform has not granted a package C7 or deeper request but has allowed a C6 package state.

In package C6 state, all processor IA cores have saved their architectural state and have had their voltages reduced to zero volts. It is possible the LLC shared cache is flushed and turned off in package C6 state.

Package C7 State

The processor enters the package C7 low-power state when all processor IA cores are in the C7 or deeper state and the operating system may request that the LLC will be flushed.

processor IA core break events are handled the same way as in package C3 or C6.



Upon exit of the package C7 state, the LLC will be partially enabled once a processor IA core wakes up if it was fully flushed, and will be fully enabled once the processor has stayed out of C7 for a preset amount of time. Power is saved since this prevents the LLC from being re-populated only to be immediately flushed again. Some VRs are reduce to 0V.

Package C8 State

The processor enters C8 states when the processor IA cores lower numerical state is C8.

The C8 state is similar to C7 state, but in addition, the LLC is flushed in a single step, Vcc and Vcc_{GT} are reduced to 0V. The display engine stays on.

Package C9 State

The processor enters C9 states when the processor IA cores lower numerical state is C9.

Package C9 state is similar to C8 state; the VRs are off, Vcc, Vcc_{GT} and Vcc_{SA} at 0V, Vcc_{TO} and Vcc_{ST} stays on.

Package C10 State

The processor enters C10 states when the processor IA cores lower numerical state is C10.

Package C10 state is similar to the package C9 state, but in addition the IMVP8 VR is in PS4 low-power state, which is near to shut off of the IMVP8 VR. The Vcc_{IO} is in low-power mode as well. Package C10 is the processor package state regardless of InstantGo support/implementation.

InstantGo

InstantGo is a platform state. On display time out the OS requests the processor to enter package C10 and platform devices at RTD3 (or disabled) in order to attain low power in idle. InstantGo requires proper BIOS and OS configuration.

Dynamic LLC Sizing

When all processor IA cores request C7 or deeper C-state, internal heuristics dynamically flushes the LLC. Once the processor IA cores enter a deep C-state, depending on their MWAIT sub-state request, the LLC is either gradually flushed N-ways at a time or flushed all at once. Upon the processor IA cores exiting to C0 state, the LLC is gradually expanded based on internal heuristics.

4.2.6 Package C-States and Display Resolutions

The integrated graphics engine has the frame buffer located in system memory. When the display is updated, the graphics engine fetches display data from system memory. Different screen resolutions and refresh rates have different memory latency requirements. These requirements may limit the deepest Package C-state the processor can enter. Other elements that may affect the deepest Package C-state available are the following:

- · Display is on or off
- Single or multiple displays
- · Native or non-native resolution



Panel Self Refresh (PSR) technology

Note:

Display resolution is not the only factor influencing the deepest Package C-state the processor can get into. Device latencies, interrupt response latencies, and core C-states are among other factors that influence the final package C-state the processor can enter.

The following table lists display resolutions and deepest available package C-State. The display resolutions are examples using common values for blanking and pixel rate. Actual results will vary. The table shows the deepest possible Package C-state. System workload, system idle, and AC or DC power also affect the deepest possible Package C-state.

4.3 Integrated Memory Controller (IMC) Power Management

The main memory is power managed during normal operation and in low-power ACPI C-states.

4.3.1 Disabling Unused System Memory Outputs

Any system memory (SM) interface signal that goes to a memory in which it is not connected to any actual memory devices (such as SODIMM connector is unpopulated, or is single-sided) is tri-stated. The benefits of disabling unused SM signals are:

- · Reduced power consumption.
- Reduced possible overshoot/undershoot signal quality issues seen by the processor I/O buffer receivers caused by reflections from potentially un-terminated transmission lines.

When a given rank is not populated, the corresponding control signals (CLK_P/CLK_N/CKE/ODT/CS) are not driven.

At reset, all rows must be assumed to be populated, until it can be proven that they are not populated. This is due to the fact that when CKE is tri-stated with a DRAMs present, the DRAMs are not ensured to maintain data integrity. CKE tri-state should be enabled by BIOS where appropriate, since at reset all rows must be assumed to be populated.

4.3.2 DRAM Power Management and Initialization

The processor implements extensive support for power management on the memory interface. Each channel drives 4 CKE pins, one per rank.

The CKE is one of the power-saving means. When CKE is off, the internal DDR clock is disabled and the DDR power is reduced. The power-saving differs according to the selected mode and the DDR type used. For more information, refer to the IDD table in the DDR specification.

The processor supports four different types of power-down modes in package C0 state. The different power-down modes can be enabled through configuring PM PDWN config register. The type of CKE power-down can be configured through PDWN_mode (bits 15:12) and the idle timer can be configured through PDWN_idle_counter (bits 11:0). The different power-down modes supported are:

• No power-down (CKE disable)



- Active power-down (APD): This mode is entered if there are open pages when
 de-asserting CKE. In this mode the open pages are retained. Power-saving in this
 mode is the lowest. Power consumption of DDR is defined by IDD3P. Exiting this
 mode is fined by tXP small number of cycles. For this mode, DRAM DLL must be
 on.
- **PPD/DLL-off:** In this mode the data-in DLLs on DDR are off. Power-saving in this mode is the best among all power modes. Power consumption is defined by IDD2P. Exiting this mode is defined by tXP, but also tXPDLL (10–20 according to DDR type) cycles until first data transfer is allowed. For this mode, DRAM DLL must be off.
- Precharged power-down (PPD): This mode is entered if all banks in DDR are precharged when de-asserting CKE. Power-saving in this mode is intermediate better than APD, but less than DLL-off. Power consumption is defined by IDD2P. Exiting this mode is defined by tXP. The difference from APD mode is that when waking-up, all page-buffers are empty.) The LPDDR does not have a DLL. As a result, the power savings are as good as PPD/DDL-off but will have lower exit latency and higher performance.

The CKE is determined per rank, whenever it is inactive. Each rank has an idle counter. The idle-counter starts counting as soon as the rank has no accesses, and if it expires, the rank may enter power-down while no new transactions to the rank arrives to queues. The idle-counter begins counting at the last incoming transaction arrival.

It is important to understand that since the power-down decision is per rank, the IMC can find many opportunities to power down ranks, even while running memory intensive applications; the savings are significant (may be few Watts, according to DDR specification). This is significant when each channel is populated with more ranks.

Selection of power modes should be according to power-performance or thermal tradeoff of a given system:

- When trying to achieve maximum performance and power or thermal consideration is not an issue: use no power-down
- In a system which tries to minimize power-consumption, try using the deepest power-down mode possible – PPD/DLL-off with a low idle timer value
- In high-performance systems with dense packaging (that is, tricky thermal design)
 the power-down mode should be considered in order to reduce the heating and
 avoid DDR throttling caused by the heating.

The default value that BIOS configures in PM PDWN config register is 6080 – that is, PPD/DLL-off mode with idle timer of 0x80, or 128 DCLKs. This is a balanced setting with deep power-down mode and moderate idle timer value.

The idle timer expiration count defines the # of DCLKs that a rank is idle that causes entry to the selected power mode. As this timer is set to a shorter time the IMC will have more opportunities to put the DDR in power-down. There is no BIOS hook to set this register. Customers choosing to change the value of this register can do it by changing it in the BIOS. For experiments, this register can be modified in real time if BIOS does not lock the IMC registers.

4.3.2.1 Initialization Role of CKE

During power-up, CKE is the only input to the SDRAM that has its level recognized (other than the reset pin) once power is applied. It must be driven LOW by the DDR controller to make sure the SDRAM components float DQ and DQS during power-up.



CKE signals remain LOW (while any reset is active) until the BIOS writes to a configuration register. Using this method, CKE is ensured to remain inactive for much longer than the specified 200 micro-seconds after power and clocks to SDRAM devices are stable.

4.3.2.2 Conditional Self-Refresh

During S0 idle state, system memory may be conditionally placed into self-refresh state when the processor is in package C3 or deeper power state. Refer to Section 4.6.1.1 for more details on conditional self-refresh with Intel HD Graphics enabled.

When entering the S3 – Suspend-to-RAM (STR) state or S0 conditional self-refresh, the processor IA core flushes pending cycles and then enters SDRAM ranks that are not used by the processor graphics into self-refresh. The CKE signals remain LOW so the SDRAM devices perform self-refresh.

The target behavior is to enter self-refresh for package C3 or deeper power states as long as there are no memory requests to service.

Table 4-6. Targeted Memory State Conditions

01,		
State	Memory State with Processor Graphics	Memory State with External Graphics
C0, C1, C1E	Dynamic memory rank power-down based on idle conditions.	Dynamic memory rank power-down based on idle conditions.
C3, C6, C7 or deeper	If the processor graphics engine is idle and there are no pending display requests, then enter self-refresh. Otherwise use dynamic memory rank power-down based on idle conditions.	If there are no memory requests, then enter self-refresh. Otherwise use dynamic memory rank power-down based on idle conditions.
S3	Self-Refresh Mode	Self-Refresh Mode
S4	Memory power-down (contents lost)	Memory power-down (contents lost)

4.3.2.3 Dynamic Power-Down

Dynamic power-down of memory is employed during normal operation. Based on idle conditions, a given memory rank may be powered down. The IMC implements aggressive CKE control to dynamically put the DRAM devices in a power-down state. The processor IA core controller can be configured to put the devices in active power-down (CKE de-assertion with open pages) or precharge power-down (CKE de-assertion with all pages closed). Precharge power-down provides greater power savings but has a bigger performance impact, since all pages will first be closed before putting the devices in power-down mode.

If dynamic power-down is enabled, all ranks are powered up before doing a refresh cycle and all ranks are powered down at the end of refresh.

4.3.2.4 DRAM I/O Power Management

Unused signals should be disabled to save power and reduce electromagnetic interference. This includes all signals associated with an unused memory channel. Clocks, CKE, ODT and CS signals are controlled per DIMM rank and will be powered down for unused ranks.



The I/O buffer for an unused signal should be tri-stated (output driver disabled), the input receiver (differential sense-amp) should be disabled, and any DLL circuitry related ONLY to unused signals should be disabled. The input path must be gated to prevent spurious results due to noise on the unused signals (typically handled automatically when input receiver is disabled).

4.3.3 DDR Electrical Power Gating (EPG)

The DDR I/O of the processor supports Electrical Power Gating (DDR-EPG) while the processor is at C3 or deeper power state.

In C3 or deeper power state, the processor internally gates VDDQ for the majority of the logic to reduce idle power while keeping all critical DDR pins such as CKE and VREF in the appropriate state.

In C7 or deeper power state, the processor internally gates V_{CCIO} for all non-critical state to reduce idle power.

In S3 or C-state transitions, the DDR does not go through training mode and will restore the previous training information.

4.3.4 Power Training

BIOS MRC performing Power Training steps to reduce DDR I/O power while keeping reasonable operational margins still guaranteeing platform operation. The algorithms attempt to weaken ODT, driver strength and the related buffers parameters both on the MC and the DRAM side and find the best possible trade-off between the total I/O power and the operational margins using advanced mathematical models.

4.4 PCI Express* Power Management

- Active power management support using L1 state.
- All inputs and outputs disabled in L2/L3 Ready state.

Note: Processor PEG-PCIe interface does not support Hot-Plug.

Hot Plug like* is only supported at Processor PEG-PCIe using Thunderbolt Device.

* Turning Thunderbolt power on and Off electrically RTD3 Like

Note: The PCI Express* and DMI interfaces are present only in 2-Chip platform processors.

An increase in power consumption may be observed when PCI Express* ASPM capabilities are disabled.

4.5 Direct Media Interface (DMI) Power Management

Active power management support using L1 state.

Note: The PCI Express* and DMI interfaces are present only in 2-Chip platform processors.



4.6 Processor Graphics Power Management

4.6.1 Memory Power Savings Technologies

4.6.1.1 Intel[®] Rapid Memory Power Management (Intel[®] RMPM)

Intel[®] Rapid Memory Power Management (Intel[®] RMPM) conditionally places memory into self-refresh when the processor is in package C3 or deeper power state to allow the system to remain in the deeper power states longer for memory not reserved for graphics memory. Intel[®] RMPM functionality depends on graphics/display state (relevant only when processor graphics is being used), as well as memory traffic patterns generated by other connected I/O devices.

4.6.1.2 Intel[®] Smart 2D Display Technology (Intel[®] S2DDT)

Intel[®] S2DDT reduces display refresh memory traffic by reducing memory reads required for display refresh. Power consumption is reduced by less accesses to the IMC. Intel S2DDT is only enabled in single pipe mode.

Intel® S2DDT is most effective with:

- Display images well suited to compression, such as text windows, slide shows, and so on. Examples where Intel S2DDT is less effective are 3D games.
- Static screens such as screens with significant portions of the background showing 2D applications, processor benchmarks, and so on, or conditions when the processor is idle. Examples where Intel S2DDT is less effective are full-screen 3D games and benchmarks that flip the display image at or near display refresh rates.

4.6.2 Display Power Savings Technologies

4.6.2.1 Intel® (Seamless & Static) Display Refresh Rate Switching (DRRS) with eDP* Port

Intel[®] DRRS provides a mechanism where the monitor is placed in a slower refresh rate (the rate at which the display is updated). The system is smart enough to know that the user is not displaying either 3D or media like a movie where specific refresh rates are required. The technology is very useful in an environment such as a plane where the user is in battery mode doing E-mail, or other standard office applications. It is also useful where the user may be viewing web pages or social media sites while in battery mode.

4.6.2.2 Intel® Automatic Display Brightness

Intel[®] Automatic Display Brightness feature dynamically adjusts the backlight brightness based upon the current ambient light environment. This feature requires an additional sensor to be on the panel front. The sensor receives the changing ambient light conditions and sends the interrupts to the Intel Graphics driver. As per the change in Lux, (current ambient light illuminance), the new backlight setting can be adjusted through BLC. The converse applies for a brightly lit environment. Intel[®] Automatic Display Brightness increases the backlight setting.



4.6.2.3 Smooth Brightness

The Smooth Brightness feature is the ability to make fine grained changes to the screen brightness. All Windows* 8 system that support brightness control are required to support Smooth Brightness control and it should be supporting 101 levels of brightness control. Apart from the Graphics driver changes, there may be few System BIOS changes required to make this feature functional.

4.6.2.4 Intel[®] Display Power Saving Technology (Intel[®] DPST) 6.0

The Intel® DPST technique achieves backlight power savings while maintaining a good visual experience. This is accomplished by adaptively enhancing the displayed image while decreasing the backlight brightness simultaneously. The goal of this technique is to provide equivalent end-user-perceived image quality at a decreased backlight power level.

- 1. The original (input) image produced by the operating system or application is analyzed by the Intel® DPST subsystem. An interrupt to Intel® DPST software is generated whenever a meaningful change in the image attributes is detected. (A meaningful change is when the Intel® DPST software algorithm determines that enough brightness, contrast, or color change has occurred to the displaying images that the image enhancement and backlight control needs to be altered.)
- Intel[®] DPST subsystem applies an image-specific enhancement to increase image contrast, brightness, and other attributes.
- 3. A corresponding decrease to the backlight brightness is applied simultaneously to produce an image with similar user-perceived quality (such as brightness) as the original image.

Intel[®] DPST 6.0 has improved the software algorithms and has minor hardware changes to better handle backlight phase-in and ensures the documented and validated method to interrupt hardware phase-in.

4.6.2.5 Low-Power Single Pipe (LPSP)

Low-power single pipe is a power conservation feature that helps save power by keeping the inactive pipes powered OFF. This feature is enabled only in a single display configuration without any scaling functionalities. This feature is supported from 4th Generation Intel® Core™ processor family onwards. LPSP is achieved by keeping a single pipe enabled during eDP* only with minimal display pipeline support. This feature is panel independent and works with any eDP panel (port A) in single display mode.

4.6.3 Processor Graphics Core Power Savings Technologies

4.6.3.1 Intel[®] Graphics Dynamic Frequency

Intel[®] Turbo Boost Technology 2.0 is the ability of the processor IA cores and graphics (Graphics Dynamic Frequency) cores to opportunistically increase frequency and/or voltage above the guaranteed processor and graphics frequency for the given part. Intel[®] Graphics Dynamic Frequency is a performance feature that makes use of unused package power and thermals to increase application performance. The increase in frequency is determined by how much power and thermal budget is available in the package, and the application demand for additional processor or graphics performance. The processor IA core control is maintained by an embedded controller. The graphics driver dynamically adjusts between P-States to maintain optimal performance, power,



and thermals. The graphics driver will always place the graphics engine in its lowest possible P-State. Intel $^{\circledR}$ Graphics Dynamic Frequency requires BIOS support. Additional power and thermal budget must be available.

4.6.3.2 Intel® Graphics Render Standby Technology (Intel® GRST)

The final power savings technology from Intel happens while the system is asleep. This is another technology where the voltage is adjusted down. For RC6 the voltage is adjusted very low, or very close to zero, what may reduced power by over 1000.

4.6.3.3 Dynamic FPS (DFPS)

Dynamic FPS (DFPS) or dynamic frame-rate control is a runtime feature for improving power-efficiency for 3D workloads. Its purpose is to limit the frame-rate of full screen 3D applications without compromising on user experience. By limiting the frame rate, the load on the graphics engine is reduced, giving an opportunity to run the Processor Graphics at lower speeds, resulting in power savings. This feature works in both AC/DC modes.

4.7 Voltage Optimization

Voltage Optimization opportunistically provides reduction in power consumption; that is, a boost in performance at a given PL1. Over time the benefit is reduced. There is no change to base frequency or turbo frequency. During system validation and tuning, this feature should be disabled to reflect processor power and performance that is expected over time.

This feature is available on selected SKUs.

§ §



5 Thermal Management

5.1 Processor Thermal Management

The thermal solution provides both component-level and system-level thermal management. To allow optimal operation and long-term reliability of Intel processor-based systems, the system/processor thermal solution should be designed so that the processor:

- Remains below the maximum junction temperature (Tj_{MAX}) specification at the maximum thermal design power (TDP).
- Conforms to system constraints, such as system acoustics, system skintemperatures, and exhaust-temperature requirements.

Caution:

Thermal specifications given in this chapter are on the component and package level and apply specifically to the processor. Operating the processor outside the specified limits may result in permanent damage to the processor and potentially other components in the system.

5.1.1 Thermal Considerations

The processor TDP is the maximum sustained power that should be used for design of the processor thermal solution. TDP is a power dissipation and junction temperature operating condition limit, specified in this document, that is validated during manufacturing for the base configuration when executing a near worst case commercially available workload as specified by Intel for the SKU segment. TDP may be exceeded for short periods of time or if running a very high power workload.

The processor integrates multiple processing IA cores, graphics cores and for some SKUs a PCH and/or OPC on a single package. This may result in power distribution differences across the package and must be considered when designing the thermal solution.

Intel[®] Turbo Boost Technology 2.0 allows processor IA cores to run faster than the base frequency. It is invoked opportunistically and automatically as long as the processor is conforming to its temperature, power delivery, and current control limits. When Intel[®] Turbo Boost Technology 2.0 is enabled:

- Applications are expected to run closer to TDP more often as the processor will attempt to maximize performance by taking advantage of estimated available energy budget in the processor package.
- The processor may exceed the TDP for short durations to utilize any available thermal capacitance within the thermal solution. The duration and time of such operation can be limited by platform runtime configurable registers within the processor.
- Graphics peak frequency operation is based on the assumption of only one of the graphics domains (GT/GTx) being active. This definition is similar to the IA core Turbo concept, where peak turbo frequency can be achieved when only one IA core is active. Depending on the workload being applied and the distribution across the graphics domains the user may not observe peak graphics frequency for a given workload or benchmark



• Thermal solutions and platform cooling that are designed to less than thermal design guidance may experience thermal and performance issues.

Note: Intel[®] Turbo Boost Technology 2.0 availability may vary between the different SKUs.

5.1.2 Intel[®] Turbo Boost Technology 2.0 Power Monitoring

When operating in turbo mode, the processor monitors its own power and adjusts the processor and graphics frequencies to maintain the average power within limits over a thermally significant time period. The processor estimates the package power for all components on package. In the event that a workload causes the temperature to exceed program temperature limits, the processor will protect itself using the Adaptive Thermal Monitor.

5.1.3 Intel[®] Turbo Boost Technology 2.0 Power Control

Illustration of Intel $^{\mathbb{R}}$ Turbo Boost Technology 2.0 power control is shown in the following sections and figures. Multiple controls operate simultaneously allowing customization for multiple system thermal and power limitations. These controls allow for turbo optimizations within system constraints and are accessible using MSR, MMIO, or PECI interfaces.

5.1.3.1 Package Power Control

The package power control settings of PL1, PL2, PL3, PL4 and Tau allow the designer to configure Intel $^{\circledR}$ Turbo Boost Technology 2.0 to match the platform power delivery and package thermal solution limitations.


- Power Limit 1 (PL1): A threshold for average power that will not exceed recommend to set to equal TDP power. PL1 should not be set higher than thermal solution cooling limits.
- Power Limit 2 (PL2): A threshold that if exceeded, the PL2 rapid power limiting algorithms will attempt to limit the spike above PL2.
- Power Limit 3 (PL3): A threshold that if exceeded, the PL3 rapid power limiting algorithms will attempt to limit the duty cycle of spikes above PL3 by reactively limiting frequency. This is an optional setting
- Power Limit 4 (PL4): A limit that will not be exceeded, the PL4 power limiting algorithms will preemptively limit frequency to prevent spikes above PL4.
- Turbo Time Parameter (Tau): An averaging constant used for PL1 exponential weighted moving average (EWMA) power calculation.

Note: Implementation of Intel[®] Turbo Boost Technology 2.0 only requires configuring PL1, PL1 Tau and PL2.

Note: PL3 and PL4 are disabled by default.



Figure 5-1. **Package Power Control**



5.1.3.2 **Platform Power Control**

The processor introduces Psys (Platform Power) to enhance processor power management. The Psys signal needs to be sourced from a compatible charger circuit and routed to the IMVP8 (voltage regulator). This signal will provide the total thermally relevant platform power consumption (processor and rest of platform) using SVID to the processor.

When the Psys signal is properly implemented, the system designer can utilize the package power control settings of PsysPL1/Tau, PsysPL2 and PsysPL3 for additional manageability to match the platform power delivery and platform thermal solution limitations for Intel® Turbo Boost Technology 2.0. The operation of the PsysPL1/tau, PsysPL2 and PsysPL3 is analogous to the processor power limits described in Section 5.1.3.1.

- Platform Power Limit 1 (PsysPL1): A threshold for average platform power that will not be exceeded - recommend to set to equal platform thermal capability.
- Platform Power Limit 2 (PsysPL2): A threshold that if exceeded, the PsysPL2 rapid power limiting algorithms will attempt to limit the spikes above PsysPL2.
- Platform Power Limit 3 (PsysPL3): A threshold that if exceeded, the PsysPL3 rapid power limiting algorithms will attempt to limit the duty cycle of spikes above PsysPL3 by reactively limiting frequency.
- PsysPL1 Tau: An averaging constant used for PsysPL1 exponential weighted moving average (EWMA) power calculation.
- . 4 undefined undefined The Psys signal and associated power limits/Tau are optional for the system designer and disabled by default.
- The Psys data will not include power consumption for charging.



5.1.3.3 Turbo Time Parameter (Tau)

Turbo Time Parameter (Tau) is a mathematical parameter (units of seconds) that controls the Intel[®] Turbo Boost Technology 2.0 algorithm. During a maximum power turbo event, the processor could sustain PL2 for a duration longer than the Turbo Time Parameter. If the power value and/or Turbo Time Parameter is changed during runtime, it may take some time based on the new Turbo Time Parameter level for the algorithm to settle at the new control limits. The time varies depending on the magnitude of the change, power limits and other factors. There is an individual Turbo Time Parameter associated with Package Power Control and Platform Power Control.

5.1.4 Configurable TDP (cTDP) and Low-Power Mode

Configurable TDP (cTDP) and Low-Power Mode (LPM) form a design option where the processor's behavior and package TDP are dynamically adjusted to a desired system performance and power envelope. Configurable TDP and Low-Power Mode technologies offer opportunities to differentiate system design while running active workloads on select processor SKUs through scalability, configuration and adaptability. The scenarios or methods by which each technology is used are customizable but typically involve changes to PL1 and associated frequencies for the scenario with a resultant change in performance depending on system's usage. Either technology can be triggered by (but are not limited to) changes in OS power policies or hardware events such as docking a system, flipping a switch or pressing a button. cTDP and LPM are designed to be configured dynamically and do not require an operating system reboot.

Note: Configurable TDP and Low-Power Mode technologies are not battery life improvement technologies.

5.1.4.1 Configurable TDP

Note: Configurable TDP availability may vary between the different SKUs.

With cTDP, the processor is now capable of altering the maximum sustained power with an alternate processor IA core base frequency. Configurable TDP allows operation in situations where extra cooling is available or situations where a cooler and quieter mode of operation is desired. Configurable TDP can be enabled using Intel's DPTF driver or through HW/EC firmware. Enabling cTDP using the DPTF driver is recommended as Intel does not provide specific application or EC source code.

cTDP consists of three modes as shown in the following table.



defined undefined **Table 5-1. Configurable TDP Modes**

	Mode	Description
inci.	Base	The average power dissipation and junction temperature operating condition limit, specified in Table 5-2 for the SKU Segment and Configuration, for which the processor is validated during manufacturing when executing an associated Intel-specified high-complexity workload at the processor IA core frequency corresponding to the configuration and SKU.
defined unde	TDP-Up	The SKU-specific processor IA core frequency where manufacturing confirms logical functionality within the set of operating condition limits specified for the SKU segment and Configurable TDP-Up configuration in Table 5-2. The Configurable TDP-Up Frequency and corresponding TDP is higher than the processor IA core Base Frequency and SKU Segment Base TDP.
adefined une	TDP-Down	The processor IA core frequency where manufacturing confirms logical functionality within the set of operating condition limits specified for the SKU segment and Configurable TDP-Down configuration in Table 5-2. The Configurable TDP-Down Frequency and corresponding TDP is lower than the processor IA core Base Frequency and SKU Segment Base TDP.
	In each mode t	he Intel® Turbo Boost Technology 2.0 nower limits are reprogrammed

In each mode, the Intel® Turbo Boost Technology 2.0 power limits are reprogrammed along with a new OS controlled frequency range. The DPTF driver assists in all these operations. The cTDP mode does not change the max per-processor IA core turbo frequency.

5.1.4.2 **Low-Power Mode**

Low-Power Mode (LPM) can provide cooler and quieter system operation. By combining several active power limiting techniques, the processor can consume less power while running at equivalent low frequencies. Active power is defined as processor power consumed while a workload is running and does not refer to the power consumed during idle modes of operation. LPM is only available using the Intel DPTF driver.

Through the DPTF driver, LPM can be configured to use each of the following methods to reduce active power:

- Restricting package power control limits and Intel[®] Turbo Boost Technology availability
- Off-Lining processor IA core activity (Move processor traffic to a subset of cores)
- Placing a processor IA Core at LFM or LSF (Lowest Supported Frequency)
- Utilizing IA clock modulation
- Reducing number of active EUs to GT2 equivalent (applicable for GT3 SKUs Only)
- LPM power as listed in the TDP Specifications table is defined at point which processor IA core working at LSF, GT = RPn and 1 IA core active

Off-lining processor IA core activity is the ability to dynamically scale a workload to a limited subset of cores in conjunction with a lower turbo power limit. It is one of the main vectors available to reduce active power. However, not all processor activity is ensured to be able to shift to a subset of cores. Shifting a workload to a limited subset of cores allows other processor IA cores to remain idle and save power. Therefore, when LPM is enabled, less power is consumed at equivalent frequencies.

. A . malefined undefined undefined Minimum Frequency Mode MFM of operation, which is the lowest supported frequency (LSF) at the LFM voltage, has been made available for use under LPM for further reduction in active power beyond LFM capability to enable cooler and quieter modes of operation.



5.1.5 Thermal Management Features

Occasionally the processor may operate in conditions that are near to its maximum operating temperature. This can be due to internal overheating or overheating within the platform. In order to protect the processor and the platform from thermal failure, several thermal management features exist to reduce package power consumption and thereby temperature in order to remain within normal operating limits. Furthermore, the processor supports several methods to reduce memory power.

5.1.5.1 Adaptive Thermal Monitor

The purpose of the Adaptive Thermal Monitor is to reduce processor IA core power consumption and temperature until it operates below its maximum operating temperature. Processor IA core power reduction is achieved by:

- Adjusting the operating frequency (using the processor IA core ratio multiplier) and voltage.
- Modulating (starting and stopping) the internal processor IA core clocks (duty cycle).

The Adaptive Thermal Monitor can be activated when the package temperature, monitored by any digital thermal sensor (DTS), meets its maximum operating temperature. The maximum operating temperature implies maximum junction temperature Tj_{MAX} .

Reaching the maximum operating temperature activates the Thermal Control Circuit (TCC). When activated the TCC causes both the processor IA core and graphics core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated.

 Tj_{MAX} is factory calibrated and is not user configurable. The default value is software visible in the TEMPERATURE_TARGET (0x1A2) MSR, bits [23:16].

The Adaptive Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines. It is not intended as a mechanism to maintain processor thermal control to PL1 = TDP. The system design should provide a thermal solution that can maintain normal operation when PL1 = TDP within the intended usage range.

Adaptive Thermal Monitor protection is always enabled.

5.1.5.1.1 TCC Activation Offset

TCC Activation Offset can be set as an offset from Tj_max to lower the onset of TCC and Adaptive Thermal Monitor. In addition, the processor has added an optional time window (Tau) to manage processor performance at the TCC Activation offset value using an EWMA (Exponential Weighted Moving Average) of temperature.

TCC Activation Offset with Tau=0

An offset (degrees Celsius) can be written to the TEMPERATURE_TARGET (0x1A2) MSR, bits [29:24], the offset value will be subtracted from the value found in bits [23:16]. When the time window (Tau) is set to zero, there will be no averaging, the offset, will be subtracted from the Tjmax value and used as a new max temperature set point for



Adaptive Thermal Monitoring. This will have the same behavior as in prior products to have TCC activation and Adaptive Thermal Monitor to occur at this lower target silicon temperature.

If enabled, the offset should be set lower than any other passive protection such as ACPI _PSV trip points

TCC Activation Offset with Tau

To manage the processor with the EWMA (Exponential Weighted Moving Average) of temperature, an offset (degrees Celsius) is written to the TEMPERATURE_TARGET (0x1A2) MSR, bits [29:24], and the time window (Tau) is written to the TEMPERATURE_TARGET (0x1A2) MSR [6:0]. The Offset value will be subtracted from the value found in bits [23:16] and be the temperature.

The processor will manage to this average temperature by adjusting the frequency of the various domains. The instantaneous Tj can briefly exceed the average temperature. The magnitude and duration of the overshoot is managed by the time window value (Tau).

This averaged temperature thermal management mechanism is in addition, and not instead of Tjmax thermal management. That is, whether the TCC activation offset is 0 or not, TCC Activation will occur at TjMAX.

5.1.5.1.2 Frequency/Voltage Control

Upon Adaptive Thermal Monitor activation, the processor attempts to dynamically reduce processor temperature by lowering the frequency and voltage operating point. The operating points are automatically calculated by the processor IA core itself and do not require the BIOS to program them as with previous generations of Intel processors. The processor IA core will scale the operating points such that:

- The voltage will be optimized according to the temperature, the processor IA core bus ratio and number of processor IA cores in deep C-states.
- The processor IA core power and temperature are reduced while minimizing performance degradation.

Once the temperature has dropped below the trigger temperature, the operating frequency and voltage will transition back to the normal system operating point.

Once a target frequency/bus ratio is resolved, the processor IA core will transition to the new target automatically.

- On an upward operating point transition the voltage transition precedes the frequency transition.
- On a downward transition the frequency transition precedes the voltage transition.
- The processor continues to execute instructions. However, the processor will halt instruction execution for frequency transitions.

If a processor load-based Enhanced Intel SpeedStep Technology/P-state transition (through MSR write) is initiated while the Adaptive Thermal Monitor is active, there are two possible outcomes:

 If the P-state target frequency is higher than the processor IA core optimized target frequency, the P-state transition will be deferred until the thermal event has been completed.



• If the P-state target frequency is lower than the processor IA core optimized target frequency, the processor will transition to the P-state operating point.

5.1.5.1.3 Clock Modulation

If the frequency/voltage changes are unable to end an Adaptive Thermal Monitor event, the Adaptive Thermal Monitor will utilize clock modulation. Clock modulation is done by alternately turning the clocks off and on at a duty cycle (ratio between clock "on" time and total time) specific to the processor. The duty cycle is factory configured to 25% on and 75% off and cannot be modified. The period of the duty cycle is configured to 32 microseconds when the Adaptive Thermal Monitor is active. Cycle times are independent of processor frequency. A small amount of hysteresis has been included to prevent excessive clock modulation when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the Adaptive Thermal Monitor goes inactive and clock modulation ceases. Clock modulation is automatically engaged as part of the Adaptive Thermal Monitor activation when the frequency/voltage targets are at their minimum settings. Processor performance will be decreased when clock modulation is active. Snooping and interrupt processing are performed in the normal manner while the Adaptive Thermal Monitor is active.

Clock modulation will not be activated by the Package average temperature control mechanism.

5.1.5.2 Digital Thermal Sensor

Each processor has multiple on-die Digital Thermal Sensor (DTS) that detects the processor IA, GT and other areas of interest instantaneous temperature.

Temperature values from the DTS can be retrieved through:

- A software interface using processor Model Specific Register (MSR).
- A processor hardware interface as described in Platform Environmental Control Interface (PECI).

When temperature is retrieved by the processor MSR, it is the instantaneous temperature of the given DTS. When temperature is retrieved using PECI, it is the average of the highest DTS temperature in the package over a 256 ms time window. Intel recommends using the PECI reported temperature for platform thermal control that benefits from averaging, such as fan speed control. The average DTS temperature may not be a good indicator of package Adaptive Thermal Monitor activation or rapid increases in temperature that triggers the Out of Specification status bit within the PACKAGE_THERM_STATUS MSR 1B1h and IA32_THERM_STATUS MSR 19Ch.

Code execution is halted in C1 or deeper C- states. Package temperature can still be monitored through PECI in lower C-states.

Unlike traditional thermal devices, the DTS outputs a temperature relative to the maximum supported operating temperature of the processor (Tj_{MAX}) , regardless of TCC activation offset. It is the responsibility of software to convert the relative temperature to an absolute temperature. The absolute reference temperature is readable in the TEMPERATURE_TARGET MSR 1A2h. The temperature returned by the DTS is an implied negative integer indicating the relative offset from Tj_{MAX} . The DTS does not report temperatures greater than Tj_{MAX} . The DTS-relative temperature readout directly impacts the Adaptive Thermal Monitor trigger point. When a package DTS indicates that it has reached the TCC activation (a reading of 0x0, except when the TCC



activation offset is changed), the TCC will activate and indicate an Adaptive Thermal Monitor event. A TCC activation will lower both processor IA core and graphics core frequency, voltage, or both. Changes to the temperature can be detected using two programmable thresholds located in the processor thermal MSRs. These thresholds have the capability of generating interrupts using the processor IA core's local APIC. Refer to the *Intel 64 and IA-32 Architectures Software Developer's Manual* for specific register and programming details.

5.1.5.2.1 Digital Thermal Sensor Accuracy (Taccuracy)

The error associated with DTS measurements will not exceed ± 5 °C within the entire operating range.

5.1.5.2.2 Fan Speed Control with Digital Thermal Sensor

Digital Thermal Sensor based fan speed control (T_{FAN}) is a recommended feature to achieve optimal thermal performance. At the T_{FAN} temperature, Intel recommends full cooling capability before the DTS reading reaches T_{JMAX} .

5.1.5.3 PROCHOT# Signal

PROCHOT# (processor hot) is asserted by the processor when the TCC is active. Only a single PROCHOT# pin exists at a package level. When any DTS temperature reaches the TCC activation temperature, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling.

5.1.5.4 Bi-Directional PROCHOT#

By default, the PROCHOT# signal is set to input only. When configured as an input or bi-directional signal, PROCHOT# can be used for thermally protecting other platform components should they overheat as well. When PROCHOT# is driven by an external device:

- The package will immediately transition to the lowest P-State (Pn) supported by the processor IA cores and graphics cores. This is contrary to the internally-generated Adaptive Thermal Monitor response.
- · Clock modulation is not activated.

The processor package will remain at the lowest supported P-state until the system deasserts PROCHOT#. The processor can be configured to generate an interrupt upon assertion and de-assertion of the PROCHOT# signal.

When PROCHOT# is configured as a bi-directional signal and PROCHOT# is asserted by the processor, it is impossible for the processor to detect a system assertion of PROCHOT#. The system assertion will have to wait until the processor de-asserts PROCHOT# before PROCHOT# action can occur due to the system assertion. While the processor is hot and asserting PROCHOT#, the power is reduced but the reduction rate is slower than the system PROCHOT# response of < 100 us. The processor thermal control is staged in smaller increments over many milliseconds. This may cause several milliseconds of delay to a system assertion of PROCHOT# while the output function is asserted.



5.1.5.5 Voltage Regulator Protection using PROCHOT#

PROCHOT# may be used for thermal protection of voltage regulators (VR). System designers can create a circuit to monitor the VR temperature and assert PROCHOT# and, if enabled, activate the TCC when the temperature limit of the VR is reached. When PROCHOT# is configured as a bi-directional or input only signal, if the system assertion of PROCHOT# is recognized by the processor, it will result in an immediate transition to the lowest P-State (Pn) supported by the processor IA cores and graphics cores. Systems should still provide proper cooling for the VR and rely on bi-directional PROCHOT# only as a backup in case of system cooling failure. Overall, the system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its TDP.

5.1.5.6 Thermal Solution Design and PROCHOT# Behavior

With a properly designed and characterized thermal solution, it is anticipated that PROCHOT# will only be asserted for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. However, an under-designed thermal solution that is not able to prevent excessive assertion of PROCHOT# in the anticipated ambient environment may:

- · Cause a noticeable performance loss.
- Result in prolonged operation at or above the specified maximum junction temperature and affect the long-term reliability of the processor.
- May be incapable of cooling the processor even when the TCC is active continuously (in extreme situations).

5.1.5.7 Low-Power States and PROCHOT# Behavior

Depending on package power levels during package C-states, outbound PROCHOT# may de-assert while the processor is idle as power is removed from the signal. Upon wake up, if the processor is still hot, the PROCHOT# will re-assert, although typically package idle state residency should resolve any thermal issues. The PECI interface is fully operational during all C-states and it is expected that the platform continues to manage processor IA core and package thermals even during idle states by regularly polling for thermal data over PECI.

5.1.5.8 THERMTRIP# Signal

Regardless of enabling the automatic or on-demand modes, in the event of a catastrophic cooling failure, the package will automatically shut down when the silicon has reached an elevated temperature that risks physical damage to the product. At this point the THERMTRIP# signal will go active.

5.1.5.9 Critical Temperature Detection

Critical Temperature detection is performed by monitoring the package temperature. This feature is intended for graceful shutdown before the THERMTRIP# is activated. However, the processor execution is not guaranteed between critical temperature and THERMTRIP#. If the Adaptive Thermal Monitor is triggered and the temperature remains high, a critical temperature status and sticky bit are latched in the PACKAGE_THERM_STATUS MSR 1B1h and the condition also generates a thermal interrupt, if enabled. For more details on the interrupt mechanism, refer to the Intel® 64 and IA-32 Architectures Software Developer's Manual.



5.1.5.10 On-Demand Mode

The processor provides an auxiliary mechanism that allows system software to force the processor to reduce its power consumption using clock modulation. This mechanism is referred to as "On-Demand" mode and is distinct from Adaptive Thermal Monitor and bi-directional PROCHOT#. The processor platforms must not rely on software usage of this mechanism to limit the processor temperature. On-Demand Mode can be accomplished using processor MSR or chipset I/O emulation. On-Demand Mode may be used in conjunction with the Adaptive Thermal Monitor. However, if the system software tries to enable On-Demand mode at the same time the TCC is engaged, the factory configured duty cycle of the TCC will override the duty cycle selected by the On-Demand mode. If the I/O based and MSR-based On-Demand mode will take precedence over the MSR-based On-Demand Mode.

5.1.5.11 MSR Based On-Demand Mode

If Bit 4 of the IA32_CLOCK_MODULATION MSR is set to 1, the processor will immediately reduce its power consumption using modulation of the internal processor IA core clock, independent of the processor temperature. The duty cycle of the clock modulation is programmable using bits [3:1] of the same IA32_CLOCK_MODULATION MSR. In this mode, the duty cycle can be programmed in either 12.5% or 6.25% increments (discoverable using CPUID). Thermal throttling using this method will modulate each processor IA core's clock independently.

5.1.5.12 I/O Emulation-Based On-Demand Mode

I/O emulation-based clock modulation provides legacy support for operating system software that initiates clock modulation through I/O writes to ACPI defined processor clock control registers on the chipset (PROC_CNT). Thermal throttling using this method will modulate all processor IA cores simultaneously.

5.1.6 Intel[®] Memory Thermal Management

The processor provides thermal protection for system memory by throttling memory traffic when using either DIMM modules or a memory down implementation. Two levels of throttling are supported by the processor, either a warm threshold or hot threshold that is customizable through memory mapped I/O registers. Throttling based on the warm threshold should be an intermediate level of throttling. Throttling based on the hot threshold should be the most severe. The amount of throttling is dynamically controlled by the processor.

Memory temperature can be acquired through an on-board thermal sensor (TS-on-Board), retrieved by an embedded controller and reports to the processor through the PECI 3.1 interface. This methodology is known as PECI injected temperatures, this is a method of Closed Loop Thermal Management (CLTM). CLTM requires the use of a physical thermal sensor. EXTTS# is another method of CLTM but it is only capable of reporting memory thermal status to the processor. EXTTS# consists of two GPIO pins on the PCH, where the state of the pins is communicated internally to the processor.

When a physical thermal sensor is not available to report temperature, the processor supports Open Loop Thermal Management (OLTM) that estimates the power consumed per rank of the memory using the processor's DRAM power meter. A per rank power is associated with the warm and hot thresholds that, when exceeded, may trigger memory thermal throttling.



5.1.7 Scenario Design Power (SDP)

Scenario Design Power (SDP) is a usage-based design specification, and provides

SDP requires that the POWER_LIMIT_1 (PL1) to be set to the cooling level capability (SDP level, or higher). While the SDP specification is characterized at Tj of 80 °C, the functional limit for the product remains at Tj_{MAX} . Customers may choose to program the TCC Offset to have TCC Activation at 80 °C, but it is not recomb.

such as TDP workloads. TDP power dissipation is still possible with the intended usage models, and protection mechanisms to handle levels beyond cooling capabilities are recommended. Intel recommends using such thermal control mechanisms to manage situations where power may exceed the thermal design capability.

cTDP-Down mode is required for Intel Core products in order to achieve SDP.

Although SDP is defined at 80 °C the TCC activation temperature is Tj_{MAX}. Note:

H-Processor Line Thermal and Power Specifications

The following notes apply to Table 5-2 and Table 5-3.

ineo		4 ull	_
defill	Note	Definition	4 UN
UIT	1	The TDP and Configurable TDP values are the average power dissipation in junction temperature operating condition limit, for the SKU Segment and Configuration, for which the processor is validated during manufacturing when executing an associated Intel-specified high-complexity workload at the processor IA core frequency corresponding to the configuration and SKU.	undefined
, ur	2	TDP workload may consist of a combination of processor IA core intensive and graphics core intensive applications.	>
ineo	3	Can be modified at runtime by MSR writes, with MMIO and with PECI commands.	
Jundefined undefined un	4	'Turbo Time Parameter' is a mathematical parameter (units of seconds) that controls the processor turbo algorithm using a moving average of energy usage. Do not set the Turbo Time Parameter to a value less than 0.1 seconds. refer to Section 5.1.3.2 for further information.	
defined	5	Shown limit is a time averaged power, based upon the Turbo Time Parameter. Absolute product power may exceed the set limits for short durations or under virus or uncharacterized workloads.	. 1/1
June	6	Processor will be controlled to specified power limit as described in Section 5.1.2. If the power value and/or 'Turbo Time Parameter' is changed during runtime, it may take a short period of time (approximately 3 to 5 times the 'Turbo Time Parameter') for the algorithm to settle at the new control limits.	indefined
	7	This is a hardware default setting and not a behavioral characteristic of the part.	90
_ U	8	For controllable turbo workloads, the PL2 limit may be exceeded for up to 10 ms.	
sineo	9	Refer to Table 5-1 for the definitions of 'base', 'TDP-Up' and 'TDP-Down'.	
inden	10	LPM power level is an opportunistic power and is not a guaranteed value as usages and implementations may vary.	
fined b	11	Power limits may vary depending on if the product supports the 'TDP-up' and/or 'TDP-down' modes. Default power limits can be found in the PKG_PWR_SKU MSR (614h).	
ed undefined undefined v	12	The processor die and OPCM die do not reach maximum sustained power simultaneously since the sum of the 2 die's estimated power budget is controlled to be equal to or less than the package TDP (PL1) limit. For additional information, refer to the appropriate Mobile TMDG for more information (see Related Documents).	adefined
	ndefi	ne defined sir	led ni.
94 sined		Datasheet, Volume 1 of 2	
4 under		indefine defined	
refiner.		ined II.	



ement	ndefine (intel)
Note	Definition
13	cTDP down power is based on GT2 equivalent graphics configuration. cTDP down does not decrease the number of active Processor Graphics EUs, but relies on Power Budget Management (PL1) to achieve the specified power level.
14	May vary based on SKU.
15	cTDP Down = 3.5W for M5/M7 products, cTDP Down = 3.8W for M3 product.
16	Sustained residencies at high voltages and temperatures may temporarily limit turbo frequency.

TDP Specifications (H-Processor Line)

		15 cTD	P Down = 3.5W for M5	M7 products, o	CTDP Down = 3.8W	for M3 product.		
		16 Sust	tained residencies at h	igh voltages and	d temperatures ma	y temporarily limit	turbo frequen	cy.
	Table 5-2	. TDP Speci	fications (H-Pro	ocessor Lin	e)		d undefi	
ndefined uno	Segment and Package	Processor IA Cores, Graphics Configuration and TDP	Configuration	Processor IA Core Frequency	Graphics Core Frequency	Thermal Design Power (TDP) [w]	Scenario Design Power (SDP) [w]	Notes
		Quad Core GT4 65W with OPC	Base	2.8 GHz to 3.3 GHz	350 MHz to 1.15 GHz	65	N/A	1,9,10, 11,12,
		65W WITH OPC	LPM	800 MHz	350 MHz	64.5	,	16
	, 11	190	Base	2.3 GHz to 3.0 GHz	350 MHz to	45	105	1.0.10
	Sineo.	Quad Core GT4 45W with OPC	Configurable TDP Down/LFM	1.9 GHz to 2.5 GHz	1.05 GHz	35	N/A	1,9,10, 11,12, 16
771			LPM	800 MHz	350 MHz	34.5	ec.	
indefined uni	H-Processor Line BGA	Quad Core GT4 35W with OPC	Base	2.5 GHz to 3.5 GHz	350 MHz to 1.15 GHz	35	N/A	1,9,10, 11,12,
dell	Line box	35W WILLI OPC	LPM	800 MHz	350 MHz	34.5		16
Ulli		4 117	Base	2.3 GHz to 2.9 GHz	350 MHz to 1.05 GHz	45		1.0
		Quad Core GT2 45W	Configurable TDP- Down/LFM	1.6 GHz to 2.4 GHz	350 MHz	35	N/A	1, 9, 10, 11, 16
		NOIS	LPM	800 MHz	350 MHz	34.5		ines
	fined	Quad Core GT2 35W	Base	2.7 GHz	350 GHz to 0.9 GHz	35	N/A	1,9,10, 11,12,
	9e,	33 VV	LPM	800 MHz	350 MHz	34.5	Co.	16

Junction Temperature Specifications (H-Processor Line) Table 5-3.

Segment	Symbol	Package Turbo Parameter	Tempera	ature Range		ecification ature Range	Units	Notes
-	leg o	raidilletei	Min.	Max.	Min.	Max.		
H-processor line BGA	Tj	Junction temperature limit	0	100	0	100	°C	1, 2

Notes:

- The thermal solution needs to ensure that the processor temperature does not exceed the TDP Specification
- The processor junction temperature is monitored by Digital Temperature Sensors (DTS). For DTS accuracy, refer to Section 5.1.5.2.1
- For this SKU to be specification compliance to the 90 °C TDP specification temperature, a TCC Offset = 10 and a Tau value must be programed into MSR 1A2h. The recommended TCC_Offset averaging Tau value is 5s. ing 1



6 Signal Description

This chapter describes the processor signals. They are arranged in functional groups according to their associated interface or category. The notations in the following table are used to describe the signal type.

The signal description also includes the type of buffer used for the particular signal (see the following table).

Table 6-1. Signal Tables Terminology

Jefined II.	Notation	Signal Type
dein	I	Input pin
	0 100	Output pin
	I/O	Bi-directional Input/Output pin
	SE	Single Ended Link
	Diff	Differential Link
ed u.	CMOS	CMOS buffers. 1.05V- tolerant
ighine	OD	Open Drain buffer
inde	LPDDR3	LPDDR3 buffers: 1.2V- tolerant
	DDR4	DDR4 buffers: 1.2V-tolerant
ndefined undefined une	A SI	Analog reference or output. May be used as a threshold voltage or for buffer compensation
	GTL	Gunning Transceiver Logic signaling technology
	Ref	Voltage reference signal
	Availability	Signal Availability condition - based on segment, SKU, platform type or any other factor
i liuc	Asynchronous ¹	Signal has no timing relationship with any reference clock.
	Note: 1. Qualifier for a b	puffer type.

6.1 System Memory Interface

Table 6-2. LPDDR3 Memory Interface (Sheet 1 of 2)

	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
	DDR0_DQ[63:0] DDR1_DQ[63:0]	Data Buses: Data signals interface to the SDRAM data buses.	I/O	LPDDR3	SE	All processor lines
adefined u	DDR0_DQSP[7:0] DDR0_DQSN[7:0] DDR1_DQSP[7:0] DDR1_DQSN[7:0]	Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	LPDDR3	Diff	All processor lines
ed ull	- 20	Junde	اں ،	ndefill		



4 UP	defili	.nde	Finec			16
Table 6-2. LPDDR3	Memory Interface (Sheet 2 of 2)	n.			Signal Description	luor
Signal Name	Description	Dir.	Buffer Type	Link Type	Availability	
DDR0_CKN[1:0] DDR0_CKP[1:0] DDR1_CKN[1:0] DDR1_CKP[1:0]	SDRAM Differential Clock: Differential clocks signal pairs, pair per rank. The crossing of the positive edge of DDR0_CKP/DDR1_CKP and the negative edge of their complement DDR0_CKN /DDR1_CKN are used to sample the command and control signals on the SDRAM.	UO d	LPDDR3	Diff	All processor lines	undi
DDR0_CKE[3:0] DDR1_CKE[3:0]	Clock Enable: (1 per rank) These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR.	0	LPDDR3	SE	All processor lines.	
DDR0_CS#[1:0] DDR1_CS#[1:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	0	LPDDR3	SE	All processor lines	
DDR0_ODT[3:0] DDR1_ODT[3:0]	On Die Termination: Active Termination Control.	0	LPDDR3	SE	All processor lines	Un
DDR0_CAA[9:0] DDR1_CAA[9:0]	Command Address: These signals are used to provide the multiplexed command and address to the SDRAM.	0	LPDDR3	SE	All processor lines	
DDR0_CAB[9:0] DDR1_CAB[9:0]	Command Address: These signals are used to provide the multiplexed command and address to the SDRAM.	0	LPDDR3	SE	All processor lines	
DDR0_VREF_DQ DDR1_VREF_DQ	Memory Reference Voltage for DQ:	0	A 6	SE	All processor lines	
DDR_VREF_CA	Memory Reference Voltage for Command & Address:	0	de A	SE	All processor lines	
DDR_VTT_CNTL	System Memory Power Gate Control: When signal is high – platform memory VTT regulator is enable, output high. When signal is low - Disables the platform memory VTT regulator in C8 and deeper and S3.	0	LPDDR3	SE	All processor lines	d U
DDR_VTT_CNTL	Jundefined undefin	led "	indefine	d und	Jefine L	ed 1
undefined une	When signal is low - Disables the platform memory VTT regulator in C8 and deeper and S3.		defin	ed un	defined undefin	
98 undefined undefine	o defined undefi	ined	m.	I	Datasheet, Volume $f 1$ of $f 2$	ned ned



Table 6-3.

deir	ind	efine	defi	ined			fined un
	Signal Description	adefined u				(intel)	
defined undef	iined	Lefined un			.:: N	3d une	
red uli	Table 6-3. DDR4 Me	emory Interface (Sheet 1 of 2)	1		96ill.		- <u>.</u>
ndefill	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability	od uno
	DDR0_ECC[7:0] DDR1_ECC[7:0]	ECC Data Buses: Data buses for ECC Check Byte.	I/O	DDR4	SE	ECC UDIMM/SODIM Modules with H- processor line processors	define
	DDR0_DQ[63:0] DDR1_DQ[63:0]	Data Buses: Data signals interface to the SDRAM data buses.	I/O	DDR4	SE	All processor lines	
sed und	DDR0_DQSP[8:0] DDR0_DQSN[8:0] DDR1_DQSP[8:0] DDR1_DQSN[8:0]	Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4	Diff	The 9th signals[8] are applicable for UDIMM/ SODIM module with ECC in H-processor line processors	
Indefill	DDR0_CKN[3:0] DDR0_CKP[3:0] DDR1_CKN[3:0] DDR1_CKP[3:0]	sDRAM Differential Clock: Differential clocks signal pairs, pair per rank. The crossing of the positive edge of DDR0_CKP/DDR1_CKP and the negative edge of their complement DDR0_CKN /DDR1_CKN are used to sample the command and control signals on the SDRAM.	Olfino	DDR4	Diff	[1:0] applicable for All processor lines. [3:2] applicable only in H-processor line processors	ndefined une
eduni	DDR0_CKE[3:0] DDR1_CKE[3:0]	Clock Enable: (1 per rank). These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR (Suspend to RAM).	0	DDR4	SE	[1:0] applicable for All processor lines. [3:2] applicable only in H-processor line processors.	
undefine	DDR0_CS#[3:0] DDR1_CS#[3:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	o	DDR4	SE	[1:0] applicable for All processor lines. [3:2] applicable only H-processor line processors	adefined un
.0	DDR0_ODT[3:0] DDR1_ODT[3:0]	On Die Termination: (1 per rank). Active SDRAM Termination Control.	0	DDR4	SE	[0] applicable for All processor lines. [1] applicable for H - processor line processors. [3:2] H-processor line processors	
Jundefined U	DDR0_MA[16:0] DDR1_MA[16:0]	Address: These signals are used to provide the multiplexed row and column address to the SDRAM. • A[16:14] use also as command signals, see ACT# signal description. • A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. HIGH: Autoprecharge; LOW: no Autoprecharge). • A10 is sampled during a Precharge	o o	DDR4	und ^e	All processor lines	undefined v
d undefined u	uden	command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses. A12 is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. HIGH, no burst chop; LOW: burst chopped).	ط نا	ndefined	undi	fined s	undefined '
	Datasheet, Volume 1 of 2	defined undefin				sined undefine	
lefined !	·	ined und			d und	e.	



ed undefined undefined

δ _n ,	Table 6-3. DDR4 Me	emory Interface (Sheet 2 of 2)				Signal Description	
fined h.	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability	bn.
uge,	DDR0_ACT# DDR1_ACT#	Activation Command: ACT# HIGH along with CS# determines that the signals addresses below have command functionality. A16 use as RAS# signal A15 use as CAS# signal A14 use as WE# signal	und!	DDR4	SE	All processor lines	indefined un
od un	DDR0_BG[1:0] DDR1_BG[1:0]	Bank Group: BG[0:1] define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle.	0	DDR4	SE	All processor lines x8 DRAM device use BG[1:0], x16 use only BG[0].	
Indefine	DDR0_BA[1:0] DDR1_BA[1:0]	Bank Address: BA[1:0] define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.	0	DDR4	SE	All processor lines	defined un
	DDR0_ALERT# DDR1_ALERT#	Alert: This signal is used at command training only. It is getting the Command and Address Parity error flag during training. CRC feature is not supported.	I	DDR4	SE	All processor lines	nu _o
	DDR0_PAR DDR1_PAR	Command and Address Parity: These signals are used for parity check.	0	DDR4	SE	All processor lines	
od ur	DDR_VREF_CA	Memory Reference Voltage for Command & Address:	0	Α	SE	All processor lines	
undefines	DDR_VTT_CNTL	System Memory Power Gate Control: When signal is high – platform memory VTT regulator is enable, output high. When signal is low - Disables the platform memory VTT regulator in C8 and deeper and S3.	0	DDR4	SE	All processor lines	undefined ur

System Memory Reference and Compensation Signals Table 6-4.

		A VIII				-00	-
	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability	
lefined l	DDR_RCOMP[2:0]	System Memory Resistance Compensation:	N/A	Α	SE	All processor lines	
Jej.	OPC_RCOMP	On Package Cache resistance Compensation from processor:	N/A	Ane	SE	H-Processor lines with On Package Cache	adefined
	OPCE_RCOMP	On Package Cache resistance Compensation from OPC:	N/A	А	SE	H-Processor lines with On Package Cache	undefil
ined	undefined unde	d undefined und			71.	defined undefin	
defir	ade	On Package Cache resistance Compensation from OPC:	efined '	undefine	3d U		led undefined
	100	od uni				Datasheet, Volume 1 of 2	2
	Jundett.	od undefine				ndefined L	
1efinec		ined un			ad U	nde	



PCI Express* Graphics (PEG) Signals

PCI Express* Interface **Table 6-5.**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
PEG_RCOMP	Resistance Compensation for PCI Express channels PEG and DMI.	N/A	Α	SE	red u
PEG_RXP[15:0] PEG_RXN[15:0]	PCI Express Receive Differential Pairs.	I	PCI Express*	Diff	H-processor line
PEG_TXP[15:0] PEG_TXN[15:0]	PCI Express Transmit Differential Pairs.	0	PCI Express*	Diff	edu

Direct Media Interface (DMI) Signals

Table 6-6. DMI Interface Signals

	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability	
4 Un	DMI_RXP[3:0] DMI_RXN[3:0]	DMI Input from PCH: Direct Media Interface receive differential pairs.	I	DMI	Diff	Neo -	
indefined un	DMI_TXP[3:0] DMI_TXN[3:0]	DMI Output to PCH: Direct Media Interface receive differential pairs. DMI Output to PCH: Direct Media Interface transmit differential pairs.	0	DMI	Diff	- H-processor line	
		under	6	efilne		,	- lefined
	iefine ⁰	in pet	ni.			6	unde
	ed unde	indefin				defines	
						ed unc	
ed ur		, under.				iine	
define				ned!	UI.		2
ILLO		4 under		defill			1efinec
	lefine	ii V _e	d un				d uno
	dunoe	indefin				define	
	defined	sined U				edunu	
001		Indeli			-9		
define				de	Ulli		
UMC		, unde,		defille			isfine
	i sin		eg n			efined undefine	4 unde
	4 unde.	ndefill				1efin	
	Datasheet, Volume 1 of 2	ad uli				10	1



Reset and Miscellaneous Signals ndefined und 6.4

Table 6-7. Reset and Miscellaneous Signals

	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
	ed undefined	Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Intel recommends placing test points on the board for CFG pins.				adefined!
ndefined un	efine	CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: 1 = (Default) Normal Operation; No stall. 0 = Stall. CFG[1]: Reserved configuration lane.		. \	indef	ined undefined
ndell.	- A ^V	CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. 1 = Normal operation 0 = Lane numbers reversed.	ind			
	CFG[19:0]	CFG[3]: Reserved configuration lane. CFG[4]: eDP enable: 1 = Disabled.	I	GTL	SE	All processor lines.
4 111	CFG[19:0]	- 0 = Enabled 0 = Enabled CFG[6:5]: PCI Express* Bifurcation - 00 = 1 x8, 2 x4 PCI Express* - 01 = reserved - 10 = 2 x8 PCI Express* - 11 = 1 x16 PCI Express*			76	ined undefined
undefined		CFG[7]: PEG Training: — 1 = (default) PEG Train immediately following RESET# de assertion. — 0 = PEG Wait for BIOS for training. CFG[19:8]: Reserved configuration lanes.	d ur	defined	unde	
-	CFG_RCOMP	Configuration Resistance Compensation	N/A	N/A	SE	All processor lines
<u> </u>	RESET#	Platform Reset pin driven by the PCH.	I	CMOS	SE	H-processor line
	PROC_SELECT#	Processor Select: This pin is for compatibility with future platforms. It should be unconnected for the processor.			N/A	All processor lines
- 21	PROC_TRIGIN	Debug pin.	I	CMOS	SE	H-processor line
eines.	PROC_TRIGOUT	Debug pin.	0	CMOS	SE	H-processor line
nuger.	PROC_AUDIO_SDI	Processor Audio Serial Data Input: This signal is an input to the processor from the PCH.	I	AUD	SE	
	PROC_AUDIO_SDO	Processor Audio Serial Data Output: This signal is an output from the processor	0	AUD	SE	H-processor line
	1011	to the PCH.	100			
	PROC_AUDIO_CLK	to the PCH. Processor Audio Clock	I	AUD	SE	a fine
ed '	PROC_AUDIO_CLK	ro the PCH. Processor Audio Clock	I	AUD	SE	defined undefine
Jundefined I	PROC_AUDIO_CLK	rocessor Audio Clock	I	AUD	SE SE	defined undefine
d undefined i	PROC_AUDIO_CLK	Processor Audio Clock	I I	AUD	SE	Datasheet, Volume 1 of 2
d undefined i	PROC_AUDIO_CLK	This signal is an output from the processor to the PCH. Processor Audio Clock	I	AUD	SE SE	Datasheet, Volume 1 of 2



embedded DisplayPort* (eDP*) Signals

Table 6-8. embedded DisplayPort* Signals

Vo.			1.0			
	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
	eDP_TXP[3:0] eDP_TXN[3:0]	embedded DisplayPort Transmit: differential pair	0	eDP	Diff	All processor lines
	eDP_AUXP eDP_AUXN	embedded DisplayPort Auxiliary: Half- duplex, bidirectional channel consist of one differential pair.	0	eDP	Diff	All processor lines
indefined und	eDP_DISP_UTIL	embedded DisplayPort Utility: Output control signal used for brightness correction of embedded LCD displays with backlight modulation. This pin will co-exist with functionality similar to existing BKLTCTL pin on PCH	0	Async CMOS	SE	All processor lines
	eDP_RCOMP	DDI IO Compensation resistor, supporting DP*, eDP* and HDMI* channels.	N/A	Α	SE	All processor lines

Note:

- When using eDP* bifurcation:
 x2 eDP lanes for eDP panel (eDP_TXP[0:1], eDP_TXN[0:1])
 x2 lanes for DP (eDP_TXP[2:3], eDP_TXN[2:3])

Display Interface Signals 6.6

Table 6-9. Display Interface Signals

	Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
ofined un	DDI1_TXP[3:0] DDI1_TXN[3:0] DDI2_TXP[3:0] DDI2_TXN[3:0] DDI3_TXP[3:0] DDI3_TXN[3:0]	Digital Display Interface Transmit: Differential Pairs	0	DP/HDMI*	Diff	All processor lines. DDI3_TXP[3:0] DDI3_TXN[3:0] DDI3_TXN[3:0]
3 unde	DDI1_AUXP DDI1_AUXN DDI2_AUXP DDI2_AUXN DDI3_AUXP DDI3_AUXP	Digital Display Interface Display Port Auxiliary: Half-duplex, bidirectional channel consist of one differential pair for each channel.	010	DP/HDMI*	Diff	DDI3_AUXN are present in H processor line.



ndefined und 6.7

Table 6-10. Processor Clocking Signals

(intel	0	4efined "	Ulli			Signal Desc
ode fine		sor Clocking Signals	}		lite.	red hyden
Table 6-10.	, lÒ	Clocking Signals Description	Dir.	Buffer	Link	Availabili
BCLKP BCLKN	sined 1	00 MHz Differential bus clock input to the crocessor	I	Туре	Type Diff	
CLK24P	2 p	4 MHz Differential bus clock input to the rocessor	I		Diff	H-processor line
CLK24N					1	7 0

Testability Signals 6.8

Table 6-11. Testability Signals

og ni.	PCI_BCLKN	- Ingle			40	N	
ines	6.8 Test	tability Signals	d uni	Jefined '		A.	undefine
	Table 6-11. Testal	Description	Dir.	Buffer Type	Link Type	Availability	
fined u	BPM#[3:0]	Breakpoint and Performance Monitor Signals: Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O	GTL	SE	All processor lines	
	PROC_PRDY#	Probe Mode Ready: PROC_PRDY# is a processor output used by debug tools to determine processor debug readiness.	0	OD	SE	All processor lines	defil
	PROC_PREQ#	Probe Mode Request: PROC_PREQ# is used by debug tools to request debug operation of the processor.	I	GTL	SE	All processor lines	Une
	PROC_TCK	Test Clock: This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). This signal must be driven low or allowed to float during power on Reset.	I	GTL	SE	All processor lines	
efineo	PROC_TDI	Test Data In: This signal transfers serial test data into the processor. This signal provides the serial input needed for JTAG specification support.	I	GTL	SE	All processor lines	.* 1
	PROC_TDO	Test Data Out: This signal transfers serial test data out of the processor. This signal provides the serial output needed for JTAG specification support.	0	OD	SE	All processor lines	d undefi
	PROC_TMS	Test Mode Select: A JTAG specification support signal used by debug tools.	I	GTL	SE	All processor lines	
	PROC_TRST#	Test Reset: Resets the Test Access Port (TAP) logic. This signal must be driven low during power on Reset.	I	GTL	SE	All processor lines	

Datasheet, Volume 1 of 2 indefined.



Error and Thermal Protection Signals

Table 6-12. Error and Thermal Protection Signals

6.9 Error and	Thermal Protection Signals	- 4	ned to	ı	T
Signal Name	Description	Dir.	Buffer Type	Link Type	Availabi
CATERR#	Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this signal for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRs, CATERR# is asserted for 16 BCLKs. Legacy IERRs, CATERR# remains asserted until warm or cold reset.	0	OD OD	SE defi ^{lf}	All processor li
PECI	Platform Environment Control Interface: A serial sideband interface to the processor. It is used primarily for thermal, power, and error management.	I/O	PECI, Async	SE	All processor I
PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GTL I OD O	SE	All processor li
THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin.	0.0	OD OD	SE	All processor li
undefined undefined i	Indefined undefined undefine	id uni	Jefined .	unde	ined una
undefined under	undefined undefined undefine		ó	undi	sfined und

Datasheet, Volume 1 of 2 reined undefi



Table 6-13. Power Sequencing Signals

Table 6-13. Power Sequencing Signals Signal Name	intel	, under				adefined
Processor Power Good: The processor requires this input signal to be a clean supplies are stable and within specifications. This requirement applies regardless of the S-state of the processor. Clean implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal multi-meanin low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must have a valid level during both 50 and 53 power states. Clean implies that the signal must have a valid level during both 50 and 53 power states. Clean implies that the signal must have a valid level during both 50 and 53 power states. Clean implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must have transition monotonically to a high state. PROC_DETECT#/SKTOCC# PROC_DETECT#/SKTOCC# PROC_DETECT#/SKTOCC# VIDSOUT VIDSOUT VIDSOUT, VIDSCK, VIDALERT#: These signals comprise a three-signal serial processor is not observable to determine if the processor is present. VIDSOUT Synchronous interface used to transfer the processor and the voltage regulator controllers. PM_SYNC Power Management Sync: A sideband signal to communicate power management the processor. In Processor and the voltage regulator controllers. PM_DOWN PM_DOWN PM_SYNC Power Management Down: Sideband to PCH. Indicates processor wake up event Banga PCH in Processor wake	5.10 Powe	r Sequencing Signals				ued III.
PROCPWRGD	able 6-13. Power Se	equencing Signals		ined v	illo	
requires this input signal to be a clean indication that the V _C and V _{DOD} power supplies are stable and within specifications. This requirement applies regardless of the S-state of the processor. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on single and the power supplies are turned on a high state. VCCST Power Good: The processor requires this input signal to be a clean indication that the VCCST and VDDQ power supplies are stable and within specifications. This signal must there is a display that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state. Processor Detect/Socket Occupied: PROC_DETECT#/SKTOCC# PROC_DETECT#/SKTOCC# PROC_DETECT#/SKTOCC# PROC_DETECT#/SKTOCC# VIDSOUT VIDSOUT, VIDSCK, VIDALERT#: These signals comprise a three-signal serial synchronous interface used to transfer bower of signals comprise a three-signal serial synchronous interface used to transfer bower of the processor is the processor is the processor is the processor of the processor is the processor of the processor is the processor of the processor. PCH report EXTIFF# of PCH is the processor. PCH report EXTIFF# of PCH is the processor wake up event strust from the PCH to the processor. PCH report EXTIFF# PCH is processor wake up event EXTIFF# on PCH. The processor wake up event EXTIFF# on PCH.	Signal Name	Description	Dir.			Availability
requires this input signal to be a clean indication that the VCCST and VDDQ power supplies are stable and within specifications. This signal must have a valid level during both \$0 and \$3 power states. 'Clean' implies that the signal will remain low (crapable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state. PROC_DETECT#/SKTOCC# PROC_DETECT#/SKTOCC# PROC_DETECT#/SKTOCC# Processor Detect/Socket Occupied: Pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor signals comprise a three-signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers. PM_SYNC Power Management Sync: A sideband signal to communicate power management status from the PCH to the processor. PCH report EXTTS#/EVENT# status to the processor combines the pin status into the OLTM_CLTM. MSM# Minimum Speed Mode: Control signal to VCCDPIO VR (connected only in 2 VR solution for OPC). VRs output is OV. Zero Voltage Mode: Control Signal to OPC and EOPIO VRs, when low OPC and EOPIO VRs, when low OPC and EOPIO VRs, when low OPC and EOPIO VRs output is OV.	PROCPWRGD	requires this input signal to be a clean indication that the $V_{\rm CC}$ and $V_{\rm DDQ}$ power supplies are stable and within specifications. This requirement applies regardless of the S-state of the processor. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to	I	CMOS	SE	All processor lines
PROC_DETECT#/SKTOCC# Pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present. VIDSOUT VIDSOUT VIDSOUT VIDSOK VIDSOK VIDALERT#: These signals comprise a three-signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers. POWER Management Sync: A sideband signal to communicate power management status from the PCH to the processor. PCH report EXTTS#/EVENT# status to the processor. PM_DOWN POWER Management Down: Sideband to PCH. Indicates processor wake up event EXTTS# on PCH. The processor combines the pin status into the OLTM/CLTM. MSM# Minimum Speed Mode: Control signal to VccEOPIO VR (connected only in 2 VR solution for OPC). Zero Voltage Mode: Control Signal to OPC and EOPIO VRs output is 0V. Processors W/ on package cache Processors w/ on package cache	VCCST_PWRGD	requires this input signal to be a clean indication that the VCCST and VDDQ power supplies are stable and within specifications. This signal must have a valid level during both S0 and S3 power states. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition	I uni	CMOS	SE	All processor lines
VIDSOUT VIDSOCK VIDSCK VIDALERT# signals comprise a three-signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers. Power Management Sync: A sideband signal to communicate power management status from the PCH to the processor. PCH report EXTTS#/EVENT# status to the processor. PM_DOWN PM_DOWN PM_DOWN PM_DOWN PM_DOWN Minimum Speed Mode: Control signal to VcEOPIO VR (connected only in 2 VR solution for OPC). Zero Voltage Mode: Control Signal to OPC and EOPIO VRs, when low OPC and EOPIO VRs output is OV. SE All processor lines All processor lines SE H-processor line CMOS SE H-processor line CMOS SE Processors w/ on package cache	PROC_DETECT#/SKTOCC#	Pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is	N/A	N/A ^{ed}	SE	All processor lines
Signal to communicate power management status from the PCH to the processor. PCH report EXTTS#/EVENT# status to the processor. PM_DOWN POwer Management Down: Sideband to PCH. Indicates processor wake up event EXTTS# on PCH. The processor combines the pin status into the OLTM/CLTM. PMSM# Minimum Speed Mode: Control signal to VccEOPIO VR (connected only in 2 VR solution for OPC). Zero Voltage Mode: Control Signal to OPC and EOPIO VRs, when low OPC and EOPIO VRs output is 0V. Processors w/ on package cache	VIDSCK	signals comprise a three-signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator	Ö	(open	SE	All processor lines
PM_DOWN PCH. Indicates processor wake up event EXTTS# on PCH. The processor combines the pin status into the OLTM/CLTM. Minimum Speed Mode: Control signal to VccEOPIO VR (connected only in 2 VR solution for OPC). Zero Voltage Mode: Control Signal to OPC and EOPIO VRs, when low OPC and EOPIO VRs output is 0V. SE Processors w/ on package cache Processors w/ on package cache	PM_SYNC	signal to communicate power management status from the PCH to the processor. PCH report EXTTS#/EVENT# status to the	I	CMOS	SE	H-processor line
MSM# VccEOPIO VR (connected only in 2 VR solution for OPC). Zero Voltage Mode: Control Signal to OPC and EOPIO VRs, when low OPC and EOPIO VRs output is 0V. SE Processors W/ on package cache	PM_DOWN	PCH. Indicates processor wake up event EXTTS# on PCH. The processor combines	0,0	CMOS	SE	H-processor line
ZVM# and EOPIO VRs, when low OPC and EOPIO VRs output is 0V. O CMOS SE Processors w/ on package cache	MSM#	VccEOPIO VR (connected only in 2 VR	0	CMOS	SE	
		and EOPIO VRs, when low OPC and EOPIO VRs output is 0V. ZVM# high voltage level is VDDQ.				
106 Datasheet, Volume 1 of		d undefined		indefin	sq ui	<i>)</i>
adefiner afined u.	adefine	, afi	ned,			A 48



Table 6-14. Processor Power Rails Signals

Signal Name Description Dir. Suffer Type Link Availability Vcc Processor I Acores power rail 1 Power - All processor lines VcCgr Processor Graphics power rail 1 Power - All processor lines VcCgr Processor Graphics power rail 1 Power - All processor lines VcCgr Processor Graphics power rail 1 Power - All processor lines VcCgr Processor Graphics power rail 1 Power - All processor lines VcCgr Processor System Memory dock power rail, feeds from VD000 System Memory dock power rail, feeds from VD000 System Memory dock power rail 1 Power - All processor lines VcCga Processor JUD power rail 1 Power - All processor lines VcCga Processor JUD power rail 1 Power - All processor lines VcCga Processor JUD power rail 1 Power - All processor lines VcCgr Sustain voltage for processor standby 1 Power - All processor lines VcCgr Sustain voltage for processor standby 1 Power - All processor lines VcCgr Gade sustain voltage for processor standby 1 Power - All processor lines VcCgr Processor PLIS power rails 1 Power - All processor lines VcCquL Processor PLIS power rails 1 Power - All processor lines VcCquL Processor PC power rails 1 Power - All processor lines VcCquL Processor PC power rails 1 Power - All processor lines VcCquc Processor PC power rails 1 Power - Processor w/ on package cache VcCquc Processor PC power rails 1 Power - Processor w/ on package cache VcCquc Processor PC power rails 1 Power - Processor w/ on package cache VcCquc Processor PC power rails 1 Power - Processor w/ on package cache VcCquc Processor PC power rails 1 Power - Processor w/ on package cache VcCquc Processor PC power rails 1 Power - Processor w/ on package cache Proces	Table 6-14. Processor Power Rails Signals Signal Name	gnal Description	fined				(intel
Signal Name Description Dir. Pure Link Availability	Signal Name	ed nuc	inde				elli
Signal Name Description Dir. Pure Link Availability	Signal Name		ined b				4 une
New color Processor IA cores power rail I Power All processor lines	Signal Name Description Dir. Buffer Type Availability	5.11 Proce	ssor Power Rails				nec
New color Processor IA cores power rail I Power All processor lines	Signal Name Description Dir. Buffer Type Availability		dune				
VCC_GT	VCCGT Processor IA cores power rail I Power - All processor lines VCCGT Processor Graphics power rail I Power - All processor lines VCCGTX Processor Graphics power rail I Power - All processor lines VCCGTX Processor Graphics power rail (extension) I Power - All processor lines VCCGTX Processor Graphics power rail (extension) I Power - All processor lines VDDQC System Memory power rail I Power - All processor lines VDDQC VDDQ through LP filter. VCCSA Processor I/O power rail, feeds from VDDQ through LP filter. VCCGD and VCCGD and VCCGD power rail. VCCGD and VCCGD power rail. VCCGD and VCCGD power rail. VCCGT Brocessor I/O power rail. VCCGT Brower All processor lines VCCGT Brocessor I/O power rail. VCCGT Brower All processor lines VCCGTL Processor PLLs power rails I Power - All processor lines VCCGTL Processor PLLs power rails I Power - All processor lines VCCGTL Processor PLLs power rails I Power - All processor I/O processor I/O power rails VCCGTL Processor I/O power rails I Power - All processor I/O processor I/O power rails I Power - All processor I/O processor I/O power rails VCCGTL Processor I/O power rails I Power - All processor I/O processor I/O power rails VCCGTL Processor I/O power rails I Power - All processor I/O proces	able 6-14. Processo	r Power Rails Signals				
VCCGT Processor Graphics power rail I Power - All processor lines VCCGTX Processor Graphics power rail (extension) I Power - Processors W/ GT3/4 VDDQ System Memory power rail (extension) I Power - All processor lines VDQQ System Memory clock power rail, feeds from VDDQ through LP filter I Power - All processor lines VCCSA Processor System Agent power rail I Power - All processor lines VCCIO Processor I/O power rail.Consists of Vccio and Vccio_pax Vcci	VCCGTT	Signal Name	Description	Dir.			Availability
VCCGTX Processor Graphics power rail (extension) I Power - Processors W/GT3/4	VCC_GTX	'cc	Processor IA cores power rail	I	Power	-	All processor lines
Vode	Video	cc _{GT}	Processor Graphics power rail	I	Power	-	All processor lines
Vode	VDDQC System Memory clock power rail, feeds from VDDQ through LP filter. I Power - H-processor lines VCCSA Processor System Agent power rail I Power - All processor lines VCCIO Processor I/O power rail. Consists of Vccio and Vccio power rail. I Power - All processor lines VCCIO Sustain voltage for processor standby modes I Power - All processor lines VCCSTG Gated sustain voltage for processor standby modes I Power - H-processor lines VCCPLL Processor PLLs power rails I Power - All processor lines VCCPLL Processor PLLs power rails I Power - All processor lines VCCOPC Processor OPC power rails I Power - Processors w/ on package cache VCC_OPC_1p8 Processor OPC power rails I Power - Processors w/ on package cache VCC_STNSE Vss.SENSE	′cc _{GTX}	Processor Graphics power rail (extension)	I	Power	-	Processors w/ GT3/4
VCCSA Processor System Agent power rail VCCIO Processor I/O power rail.Consists of VCCIO and VCCIO ppr. VCCIO ppr. VCCIO and VCCIO processor standby I Power - All processor lines VCCPLL Processor PLLs power rails I Power - All processor lines VCCOPC Processor OPC power rails I Power - All processor w/ on package cache VCCOPC processor OPC power rails I Power - Processors w/ on package cache VCCOPC_1p8 Processor OPC power rails I Power - Processors w/ on package cache VCCSENSE VSS SENSE VCCS_SENSE VSSGT_SENSE VSSGT_SENSE VSSGT_SENSE VSSGT_SENSE VSSGT_SENSE VSSGT_SENSE VSSGT_SENSE VSSGNSE VCCGA_SENSE VSSCG_SENSE VSSCG_SENSE VSSCG_SENSE VSSCG_SENSE VSSCG_SENSE VCCOPC_SENSE VSSCG_SENSE VSSCG_SENSE VCCOPC_SENSE VSSCG_SENSE VCCOPC_SENSE VSSCG_SENSE VSSCG_SENSE VCCOPC_SENSE VSSCG_SENSE VCCOPC_SENSE VSSCG_SENSE VSSCG_SENSE VCCOPC_SENSE VSSCG_SENSE VCCOPC_SENSE VSSCG_SENSE VCCOPC_SENSE VCCOPC_SENSE VSSCG_SENSE VCCAGA_SENSE VCCA	VDDQ through LP filter. 1 Power - H-processor lines		System Memory power rail	I	Power	-	All processor lines
VCC_{IO} Processor I/O power rail.Consists of V _{CCIO} and V _{CCIO} page. V _{CCIO}	Processor I/O power rail.Consists of V _{CCIO} and V _{CCIO pDR} . Should be isolated from each other. VCC _{ST}	'DDQC		I	Power	- 0	H-processor lines
VCC_{IO} Processor I/O power rail.Consists of V _{CCIO} and V _{CCIO} page. V _{CCIO}	VCC_{IQ}	/cc _{SA}	Processor System Agent power rail	I	Power	1400	All processor lines
VCC _{STG} Sustain voltage for processor standby modes I Power - All processor lines	VCC _{STG} Sustain voltage for processor standby modes I Power - All processor lines		Processor I/O power rail.Consists of V _{CCIO} and V _{CCIO_DDR} . V _{CCIO} and V _{CCIO_DDR} should be isolated from each other.	I	Power	-	All processor lines
VCC_PIL_OC Processor PLLs power rails I Power - All processor lines VCC_PIL_OC Processor PLLs power rails I Power - All processor lines VCC_OPC Processor OPC power rails I Power - All processor w/ on package cache VCC_OPC_1p8 Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache All processor lines VCC_EOPIO_SENSE VCCE_OPC_SENSE	VCC_PIL_OC Processor PLLs power rails I Power - All processor lines VCC_PIL_OC Processor PLLs power rails I Power - All processor lines VCC_OPC Processor OPC power rails I Power - All processor w/ on package cache VCC_OPC_Ip8 Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor Ines All processor lines VCC_GT_SENSE VSSGT_SENSE VCC_GT_SENSE VSSGT_SENSE VCC_SA_SENSE VSSGA_SENSE VCC_SA_SENSE VSSGA_SENSE VCC_EOPIO_SENSE VSSGA_SENSE VCC_EOPIO_SENSE VSSGA_SENSE VCC_EOPIO_SENSE VSSGA_SENSE VCC_EOPIO SENSE VSSGA_SENSE	/cc _{ST}	Sustain voltage for processor standby	I	Power	-	All processor lines
VCCpIL_OC Processor PLLs power rails I Power - All processor lines VCCOPC Processor OPC power rails I Power - Processors w/ on package cache VCCOPC_1p8 Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_SENSE Vss_SENSE Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon. All processor lines VCC_GT_SENSE Vss_GT_SENSE Vss_GT_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE Vss_D_SENSE N/A Power - All processor lines All processor lines All processor lines All processor lines	VCC_PIL_OC Processor PLLs power rails I Power - All processor lines VCC_OPC Processor OPC power rails I Power - Processors w/ on package cache VCC_OPC_Ip8 Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_SENSE VSS_SENSE I Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon. VCC_GT_SENSE VSS_GT_SENSE VCC_GT_SENSE VSS_GT_SENSE VCC_SA_SENSE VSS_OSENSE VCC_OSENSE VSS_OSENSE VCC_SA_SENSE VSS_OSENSE VSS_OSENSE VCC_SA_SENSE VSS_OSENSE VSS_OSENSE VCC_SA_SENSE VSS_OSENSE VSS_OSENS	/cc _{STG}		I	Power	-	H-processor lines
Vccopc Processor OPC power rails I Power - Processors w/ on package cache Vccopc_1p8 Processor OPC power rails I Power - Processors w/ on package cache Vcc_EOPIO Processor OPC power rails I Power - Processors w/ on package cache Vcc_SENSE Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon. All processor lines Vcc_GT_SENSE Vss_GT_SENSE All processor lines Vcc_GT_SENSE Vsc_GT_SENSE Vss_GT_SENSE N/A Power - Vcc_GS_SENSE All processor lines Vcc_SS_SA_SENSE All processor lines Vcc_SS_SENSE All processor w/ on package cache Vcc_OPC_SENSE Processors w/ on package cache Vcc_OPC_SENSE Processors w/ on package cache	Vccopc Processor OPC power rails I Power - Processors w/ on package cache Vccopc_1p8 Processor OPC power rails I Power - Processors w/ on package cache Vcc_EOPIO Processor OPC power rails I Power - Processors w/ on package cache Vcc_SENSE Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon. All processor lines Vcc_GT_SENSE VssGT_SENSE Processors w/ GT3/4 Vcc_GT_SENSE VssGT_SENSE VssGT_SENSE N/A Power - All processor lines Vcc_SA_SENSE VssS_SS_SENSE All processor lines All processor lines Vcc_SS_SS_SENSE VssS_SENSE All processor lines Vcc_OPC_SENSE Processors w/ on package cache Vcc_OPC_SENSE Processors w/ on package cache	CC _{PLL}	Processor PLLs power rails	I	Power	-	All processor lines
VCC_OPC_1p8 Processor OPC power rails I Power - package cache Processors w/ on package cache VCC_OPC_1p8 Processor OPC power rails I Power - Processors w/ on package cache VCC_SENSE VCC_SENSE VSS_SENSE VCC_SENSE VCC_GT_SENSE VSS_GT_SENSE VCCGT_SENSE V	VCCOPC I Power - package cache VCCOPC_1p8 Processor OPC power rails I Power - Processors w/ on package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_SENSE Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon. All processor lines VCC_GT_SENSE VSSGT_SENSE All processor lines VCCGT_SENSE Processors w/ GT3/4 VCC_G_SENSE Processor lines VCC_GS_SENSE All processor lines VCCS_A_SENSE All processor lines VCCS_SENSE All processor lines VCCOPC_SENSE Processors w/ on package cache VCC_OPC_SENSE Processors w/ on package cache VCC_OPC_SENSE Processors w/ on package cache	CC _{PLL_OC}	Processor PLLs power rails	I	Power	-	All processor lines
VCC_OPIO Processor OPC power rails I Power - package cache VCC_SENSE VSC_SENSE VSS_SENSE VSS_SENSE VCC_GT_SENSE VSS_GT_SENSE VCCGT_SENSE VSSGT_SENSE VCCGT_SENSE VCCGT_SENSE VSSGT_SENSE VCCGT_SENSE V	VCCOPC_1p8 I Power - package cache VCC_EOPIO Processor OPC power rails I Power - Processors w/ on package cache VCC_SENSE Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon. All processor lines VCCGT_SENSE VSSGT_SENSE All processor lines VCCGT_SENSE Processors w/ GT3/4 VCCIO_SENSE N/A Power - VCCS_A_SENSE All processor lines VCCS_SENSE All processor lines VCCS_SENSE All processor lines VCCOPC_SENSE Processors w/ on package cache VCCEOPIO_SENSE Processors w/ on package cache VCCEOPIO_SENSE Processors w/ on package cache	/cc _{OPC}	Processor OPC power rails	I	Power	1000	
Vcc_SENSE Vss_SENSE Vcc_GT_SENSE Vcc_GT_SENS	Vcc_SENSE Vss_SENSE Vcc_GT_SENSE Vcc_GT_SENS	cc _{OPC_1p8}	Processor OPC power rails	I	Power	-	
Vss_SENSE They can be used to sense or measure voltage near the silicon. All processor lines VccGT_SENSE All processor lines VccGTx_SENSE Processors w/ GT3/4 VccIO_SENSE VssiO_SENSE VccSA_SENSE All processor lines VccSA_SENSE All processor lines VccOPC_SENSE All processor lines VccOPC_SENSE Processors w/ on package cache VccEOPIO_SENSE Processors w/ on package cache	Vss_SENSE They can be used to sense or measure voltage near the silicon. All processor lines VccGT_SENSE All processor lines VccGTX_SENSE Processors w/ GT3/4 VccIO_SENSE Vss_GSENSE VccSA_SENSE All processor lines VccSA_SENSE All processor lines VccOPC_SENSE All processor lines VccOPC_SENSE Processors w/ on package cache VccEOPIO_SENSE Processors w/ on package cache VcsSEOPIO_SENSE Processors w/ on package cache	cc _{EOPIO}	Processor OPC power rails	Ĭ	Power	-	-
Vccopc_SENSE Vssopc_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vsscopio_SENSE Vcc_OPIO_SENSE Vsscopio_SENSE Vcc_OPIO_SENSE Vsscopio_SENSE Vsscopio_SENSE	Vccopc_SENSE Vssopc_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcs_OPIO_SENSE Vcs_OPIO_SENSE Vss_OPIO_SENSE Vss_OPIO_SENSE Vss_OPIO_SENSE						All processor lines
Vccopc_SENSE Vssopc_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcs_OPIO_SENSE Vsscopio_SENSE Vsscopio_SENSE Vsscopio_Sense Vsscopio_Sense	Vccopc_SENSE Vssopc_SENSE Vcc _{EOPIO} _SENSE Vcc _{EOPIO} _SENSE Vcc _{EOPIO} _SENSE Vcs _{EOPIO} _SENSE Processors w/ on package cache	CCGT_SENSE	voltage near the silicon.				All processor lines
Vccopc_SENSE Vssopc_SENSE Vcc_EOPIO_SENSE Vcc_EOPIO_SENSE Vcc_EOPIO_SENSE Vcc_EOPIO_SENSE Vss_EOPIO_SENSE Vss_EOPIO_SENSE Vss_EOPIO_SENSE Vss_EOPIO_SENSE	Vccopc_SENSE Vssopc_SENSE Vcc _{EOPIO} _SENSE Vcc _{EOPIO} _SENSE Vcs _{EOPIO} _SENSE Vss _{EOPIO} _SENSE Vss _{EOPIO} _SENSE Vss _{EOPIO} _SENSE Vss _{EOPIO} _SENSE	/cc _{GTx} _SENSE /ss _{GTx} _SENSE	indefil.			د	Processors w/ GT3/4
Vccopc_SENSE Vssopc_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vsscopio_SENSE Vcc_OPIO_SENSE Vsscopio_SENSE Vcc_OPIO_SENSE Vsscopio_SENSE Vsscopio_SENSE	Vccopc_SENSE Vssopc_SENSE Vcc_OPIO_SENSE Vcc_OPIO_SENSE Vcs_OPIO_SENSE Vcs_OPIO_SENSE Vss_OPIO_SENSE Vss_OPIO_SENSE Vss_OPIO_SENSE	/cc _{IO} _SENSE /ss _{IO} _SENSE	fined U.	N/A	Power	y nu	All processor lines
Vccopc_SENSE Vssopc_SENSE Vcc_EOPIO_SENSE Vcc_EOPIO_SENSE Vcc_EOPIO_SENSE Vcc_EOPIO_SENSE Vss_EOPIO_SENSE Vss_EOPIO_SENSE Vss_EOPIO_SENSE Vss_EOPIO_SENSE	Vccopc_SENSE Vssopc_SENSE Vcc _{EOPIO_} SENSE Vcc _{EOPIO_} SENSE Vss _{EOPIO_} SENSE Vss _{EOPIO_} SENSE Vss _{EOPIO_} SENSE package cache	/cc _{SA_} SENSE /ss _{SA_} SENSE	uge.	0	defille		All processor lines
Vcc _{EOPIO_} SENSE Vss _{EOPIO_} SENSE Processors w/ on package cache Processors w/ on package cache Processors w/ on package cache 1	Vcc _{EOPIO} _SENSE Vss _{EOPIO} _SENSE Processors w/ on package cache	/ccopc_SENSE	eine	gun			Processors w/ on package cache
Datasheet, Volume 1 of 2	ndefined undefined undefin	cc _{EOPIO} SENSE ss _{EOPIO} SENSE	4 under				package cache
Datasheet, Volume 1 of 2	indefined under indefined undefine	1eith	sinec		1	1	ed w
Datasheet, Volume 1 of 2	d undefined un.						efine
Datasheet, Volume 1 of 2	d undefinee indefined to		ed uli			777	
Datasheet, Volume 1 of 2	d under						
Datasheet, Volume 1 of 2	d'un				16/1/1		
Datasheet, Volume 1 of 2		60	n,		VO		
Datasheet, Volume 1 of 2	offine and the second of the s	fines					
Datasheet, Volume 1 of 2	inde.	"uge,	4efill				
A Ulive	Datasheet, Volume 1 of 2	atasheet, Volume 1 of 2	, unos				adell'
	undefined undefined of undefined units	iefino	ned .				4 un



Ground, Reserved and Non-Critical to Function 6.12 (NCTF) Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD these signals should not be connected
- RSVD_TP these signals should be routed to a test point
- RSVD_NCTF these signals are non-critical to function and may be left unconnected

Arbitrary connection of these signals to VCC, VDDQ, VSS, or to any other signal (including each other) may result in component malfunction or incompatibility with future processors. See Table 6-15.

For reliable operation, always connect unused inputs or bi-directional signals to an appropriate signal level. Unused active high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs may be left unconnected however, this may interfere with some Test Access Port (TAP) functions, complicate debug probing and prevent boundary scan testing. A resistor must be used when tying bi-directional signals to power or ground. When tying any signal to power or ground the resistor can also be used for system testability.

Table 6-15. GND, RSVD, and NCTF Signals

Signal Name	Description
Vss	Processor ground node
Vss_NCTF	Non-Critical To Function: These signals are for package mechanical reliability.
RSVD_NCTF RSVD_TP	Reserved: All signals that are RSVD and RSVD_NCTF must be left unconnected on the board. Intel recommends that all RSVD_TP signals have via test points.

Processor Internal Pull-Up/Pull-Down **Terminations**

Table 6-16. Processor Internal Pull-Up/Pull-Down Terminations

undefile	Signal Name	Pull Up/Pull Down	Rail	Value
UINC	BPM[3:0]	Pull Up	Vcc _{IO}	16-60 Ω
	PREQ#	Pull Up	Vcc _{ST}	3 kΩ
	PROC_TDI	Pull Up	Vcc _{STG}	3 kΩ
	PROC_TMS	Pull Up	Vcc _{SGT}	3 kΩ
A.	PROC_TRST#	Pull Down	-	3 kΩ
	CFG[19:0]	Pull Up	Vcc _{IO}	3 kΩ
y undefined undefined	, indefin	ed undefine §	§	afined undefi
d unde	d undefil.		indi	3fine C.



Electrical Specifications

7.1 **Processor Power Rails**

Table 7-1. Processor Power Rails

eg u.	/ Licetifical Specifications						
		defined .	eined un		ed und		
	iafine	ocessor Power Rails	ined under.	ined ur	define		
	Power Rail	Description	Control	Availability			
	V _{CC}	Processor IA Cores Power Rail	SVID	All processor lines			
, uno	Vcc _{GT}	Processor Graphics Power Rails	SVID	All processor lines			
	Vcc _{GTX} Note 2,6	Processor Graphics Extended Power Rail	SVID	Processors w/ GT3/4			
deill	Vcc _{SA}	System Agent Power Rail	SVID/Fixed (SKU dependent)	All processor lines	4 010		
	Vcc _{IO}	IO Power Rail	Fixed	All processor lines	"ined		
	Vcc _{ST}	Sustain Power Rail	Fixed	All processor lines	delli		
	Vcc _{STG} Note 5	Sustain Gated Power Rail	Fixed	H-processor lines			
	Vcc _{PLL}	Processor PLLs power Rail	Fixed	All processor lines			
	Vcc _{PLL_OC} Note 4	Processor PLLs OC power Rail	Fixed	All processor lines			
	V_{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)	All processor lines			
4 nu	VCCOPC Note 3	Processor OPC power Rail	Fixed	Processors w/OPC			
	VCC _{OPC_1P8} Note 3	Processor OPC power Rail	Fixed	Processors w/OPC	4		
uger.	VCC _{EOPIO} Note 3	Processor EOPIO power Rail	Fixed	Processors w/OPC	901		
711.	Notes: 1. N/A	4 unos	,ndell.	•	defined		

Notes:

- Rail is unconnected for Processors without GT3/4.
- Rail is unconnected for Processors without GT3/4.

 Rail is unconnected for Processors without OPC.

 VCC_{PLL_OC} power rail should be sourced from the VDDQ VR. The connection can be direct or through a load switch, depending desired power optimization. In case of direct connection (VCC_{PLL_OC} is shorted to VDDQ, no load switch), platform should ensure that Vcc_{ST} is ON (high) while VCC_{PLL_OC} is ON (high).

 VCC_{STG} power rail should be sourced from the VR as VCC_{ST}. The connection can be direct or through a load switch, depending desired power optimization. 3. 4.

7.1.1 **Power and Ground Pins**

All power pins must be connected to their respective processor power planes, while all VSS pins must be connected to the system ground plane. Use of multiple power and ground planes is recommended to reduce I*R drop.

V_{CC} Voltage Identification (VID) 7.1.2

Intel processors/chipsets are individually calibrated in the factory to operate on a specific voltage/frequency and operating-condition curve specified for that individual processor. In normal operation, the processor autonomously issues voltage control requests according to this calibrated curve using the serial voltage-identifier (SVID) interface. Altering the voltage applied at the processor/chipset causing operation outside of this calibrated curve is considered out-of-specification operation.



The SVID bus consists of three open-drain signals: clock, data, and alert# to both set voltage-levels and gather telemetry data from the voltage regulators. Voltages are controlled per an 8-bit integer value, called a VID, that maps to an analog voltage level. An offset field also exists that allows altering the VID table. Alert can be used to inform the processor that a voltage-change request has been completed or to interrupt the processor with a fault notification.

For VID coding and further details, refer to the IMVP8 PWM Specification.

DC Specifications

The processor DC specifications in this section are defined at the processor signal pins, unless noted otherwise.

- The DC specifications for the /LPDDR3/DDR4 signals are listed in the Voltage and Current Specifications section.
- The Voltage and Current Specifications section lists the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. Read all notes associated with each parameter.
- AC tolerances for all DC rails include dynamic load currents at switching frequencies up to 1 MHz.

7.2.1 **Processor Power Rails DC Specifications**

7.2.1.1 **Vcc DC Specifications**

Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current **Table 7-2.** Specifications (Sheet 1 of 2)

	Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ¹	nuor
	Voltage	Voltage Range for Processor Active Operating Mode	All	0.55	under	1.52	und)	1,2,3, 7,12	
defined i	Idle Voltage	Voltage Range for Processor Idle Mode (Package C6/ C7)	All Unde	0	_	0.55 undefine	V	1,2,3, 7	
			H(35W) - quad core GT2	_	_	60	Α	4,6,7, 11	undefined w
		Maximum	H(45W) - quad core GT2	_	-	68			inger.
	I _{CCMAX}	Processor IA Core I _{CC}	H(35W) - quad core GT4+OPC	_	- 9	66		in ^e	g or
	ei O	ed un	H(45,65W) - quad core GT4+OPC	-	1 naco	74	.10	Sell	
	TOB _{VCC}	Voltage	PS0, PS1	11H)6	-	±20	mV	3, 6, 8	
A	ТОБУСС	Tolerance	PS2, PS3	_		±20	1110	3, 0, 0	
ndefined			ed undefined L			od undefined une			ed undefined i
110			Datasheet, Volume 1 of 2						
iefiner	d nuge,		ined uni	Jefii.		ad undefine	30		



ed undefined undefined Processor IA core (Vcc) Active and Idle Mode DC Voltage and Current **Table 7-2.** Specifications (Sheet 2 of 2)

od un		Specific	ations (Sheet 2 of	2)				el.			
defined un	Symbol	Parameter	Segment	Min.	Тур.		Max.	-	Unit	Note ¹	ind
noc			gen	•		$I_L \le 0.5$	0.5 <i<sub>L<i<sub>CCT</i<sub></i<sub>	$I_{\text{CCTDC}} < I_{\text{L}} < I_{\text{CCM}}$			eined to
		ed ui	PS0	_	_	+30/-10	±10	±15			9611.
	Ripple	Ripple Tolerance	PS1	_	: <u>-</u> 06	+30/-10	±15	±15	mV	3, 6, 8	
		UGIE	PS2	_	16,77	+30/-10	+30/-10	+30/-10	7/2	So	
	eg o		PS3	74/	_	+30/-10	+30/-10	+30/-10	e,		
defined und	DC_LL	Loadline slope within the VR regulation loop capability	H-dual/quad core GT2 H-quad core GT4+OPC	_	_		1.8 1.6	defined in	mΩ	10,13, 14	
define	AC_LL	AC Loadline	H-processor line	_	_	Same a	s Max DC_LL	(up to 400 KHz)	mΩ	10,13, 14	unc
		Max Overshoot time TDP/virus mode		_	-	d und	10/30)	μs	. 0	ndefined u
	V_OVS TDP_Max/ virus_Max	Max Overshoot at TDP/virus mode	_	_ _ U ^V	196 film		70/20	0	mV	Vec	
	- 2.3.										1

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Each processor is programmed with a maximum valid voltage identification value (VID) that is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Adaptive Thermal Monitor, Enhanced Intel SpeedStep® Technology, or low-power states)
- The voltage specification requirements are measured across Vcc_SENSE and Vss_SENSE as near as possible to the processor 3. with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1 M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- Processor IA core VR to be designed to electrically support this current.
- Processor IA core VR to be designed to thermally support this current indefinitely.
- Long term reliability cannot be assured if tolerance, ripple, and core noise parameters are violated.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- 8. PSx refers to the voltage regulator power state as set by the SVID protocol.
- N/A
- LL measured at sense points. 10.
- Typ column represents ICCmax for commercial application it is NOT a specification - it is a characterization of limited samples using limited set of benchmarks that can be exceeded.
- Operating voltage range in steady state.
- LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.
- By Improving Load Line (Lower LL than datasheet values, and reporting it to BIOS), customers may obtain slightly better performance; although, the frequencies will not be changed. Jg Jundefined undefined undefiner

undefined undefi Datasheet, Volume 1 of 2 Jefined Undefi



7.2.1.2 Vcc_{GT} and Vcc_{GTX} DC Specifications

Table 7-3. Processor Graphics (Vcc_{GT} and Vcc_{GT-X}) Supply DC Voltage and Current **Specifications**

Symbol	Parameter	Segment	Min.	Тур.	indi	Max.		Unit	Note ¹
Operating voltage	Active voltage Range for Vcc _{GT}	All	0.55	4efin	squi	1.52		Ve	2,3,6,8
Idle voltage	Processor Graphics core idle voltage	All	0	1110		0.55	ed unde	V	3
I _{CCMax_GT} / I _{CCMax_GTx}	Max Current for Processor Graphics Rail	H(35W)-dual core GT2 H(45W)-quad core GT2 H(35W) - quad core GT4+OPC H(45W) - quad core GT4+OPC H(65W) - quad core GT4+OPC		_ _ _ _		55 55 94/20(G ⁻ 94/20(G ⁻ 105/24(G	Tx)	А	6
TOB _{GT}	Vcc _{GT} Tolerance	PS0,PS1	_	_	100	±20		mV	3,4
<u></u>	Tolerance	PS2,PS3	_	_	69 0	±20		mV	3,4
	and under	PS0	_	indefil	I _L ≤ 0.5 +30/-10	0.5 <i<sub>L<i<sub>CCTDC ±10</i<sub></i<sub>	I _{CCTDC} <i<sub>L<iccmax ±15</iccmax </i<sub>	eting	,O.
Ripple	Ripple Tolerance	PS1	-50	_	+30/-10	±15	±15	mV	3,4
oge,		PS2	117	_	+30/-10	+30/-10	+30/-10		
9 1111		PS3	_	_	+30/-10	+30/-10	+30/-10		
DC_LL	vcc _{GT} Loadline slope	H-quad core GT2 H-quad core GT4+OPC	_			2.65 1.4/6.0(G	iTx)	mΩ	7,9,10
AC_LL	AC Loadline	Н	_	_	Same	as Max DC_LL ((up to 400 KHz)	mΩ	7,9,10
T_OVS_Max	Max Overshoot time	ined by	_	-	ned un	10		μs	od ur
V_OVS_Max	Max Overshoot	_	_	under		70		mV	O T
Notos				7					

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel SpeedStep® Technology, or low-power states). The voltage specification requirements are measured across Vcc_{GT} _SENSE and Vsc_{GT} _SENSE as near as possible to the processor with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground

- wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe. PSx refers to the voltage regulator power state as set by the SVID protocol. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel SpeedStep® Technology, or low-power states).
- N/A
- LL measured at sense points.
- Operating voltage range in steady state.
- LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.
- By Improving Load Line (Lower LL than datasheet values, and reporting it to BIOS), customers may obtain slightly better performance, 10. although the frequencies will not be changed.
- ined undefined For merged GT/GTx rails, the sense point need to be taken from VCCGT_SENSE/VSSGT_SENSE, the VCCGTx_SENSE/VSSGTx_SENSE should be unconnected (not connected). For merged VRs, IccMAX=GT+GTx IccMAX = 57A+7A=64A.

Harined undefined undefine istined undefined undefined Datasheet, Volume 1 of 2 -4 undefined



V_{DDO} DC Specifications 7.2.1.3

Memory Controller (V_{DDO}) Supply DC Voltage and Current Specifications **Table 7-4.**

Symbol	Parameter	Segment	Min.	Тур.	Max.	Unit	Note ¹
V _{DDQ (LPDDR3)}	Processor I/O supply voltage for LPDDR3	All	Typ-5%	1.20	Typ+5%	V	3,4
V _{DDQ (DDR4)}	Processor I/O supply voltage for DDR4	All	Typ-5%	1.20	Typ+5%	V	3,4
TOB _{VDDQ}	VDDQ Tolerance	All		AC+DC:± 5		%	3,4
Icc _{MAX_VDDQ} (LPDDR3)	Max Current for V _{DDQ} Rail (LPDDR3)	Hed m	_	_	2.8	Α	2
Icc _{MAX_VDDQ} (DDR4)	Max Current for V _{DDQ} Rail (DDR4)	Ĥ	_	- ~6	2.8	Α	2

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- The current supplied to the DIMM modules is not included in this specification.
- No requirement on the breakdown of AC versus DC noise.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and $1-M\Omega$ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

Vcc_{SA} DC Specifications 7.2.1.4

Table 7-5. System Agent (Vcc_{SA}) Supply DC Voltage and Current Specifications (Sheet 1

Symbol	Parameter	Segment	Min.	Typ.		Max	· illa	Unit	Note ^{1,2}
Vcc _{SA}	Voltage for the System Agent	H-processor line	0.55	-		defined 1.5		V	3,5
TOB _{VCCSA}	V _{CCSA} Tolerance	H-processor lines		45.10	ed un	±20		mV	3
I _{CCMAX_VC} CSA	Max Current for V _{CCSA} Rail	H-quad core GT2 H-quad core GT4+OPC	7-07	q _e		11. 8		A	efine
DC_LL	vcc _{SA} Loadline	H-quad core GT2 H-quad core GT4+OPC	_	_		10 6		mΩ	6,7
AC_LL	AC Loadline	H ed une	_	_	San	ne as Max [400 K	DC_LL (up to Hz)	mΩ	6,7
		H-Processor	l		I _L ≤0.5	0.5 <i<sub>L< I_{CCTDC}</i<sub>	I _{CCTDC} <i<sub>L<icc Max</icc </i<sub>		
		PS0	_	_	+30/ -10	±10	±15		
Ripple	Ripple Tolerance	PS1	_		+30/ -10	±15	±15	mV	3, 4
	ed une	PS2	7.0	UQE	+30/ -10	+30/-10	+30/-10	0	Jefill.
ndefin		PS3	Veo	_	+30/ -10	+30/-10	+30/-10	9 011.	
		ined undefined undefi				adefin	ed unden		
Datashee	et, Volume 1 of			unde	ined i	71.		الم الم	define
undefi		ined under					od undefin		



System Agent (Vcc_{SA}) Supply DC Voltage and Current Specifications (Sheet 2 **Table 7-5.**

Symbol	Parameter	Segment	Min.	Тур.	Max.	Unit	Note ^{1,2}
T_OVS_ Max	Max Overshoot time	d under -	_	_	10	μs	
V_OVS_ Max	Max Overshoot	_	_	-10	70	mV	ed l

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured on Vcc_{SA} _SENSE and Vss_{SA} _SENSE with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- PSx refers to the voltage regulator power state as set by the SVID protocol.
- VCC_{SA} voltage during boot (Vboot)1.05V for a duration of 2 seconds.
- LL measured at sense points.
- LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.

Vcc_{IO} DC Specifications

Table 7-6. Processor I/O (Vcc_{IO}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Тур.	Max.	Unit	Note ^{1,2}
V _{CCIO}	Voltage for the memory controller and shared cache	Н	_	0.95	96.	V	3,4,5,6
TOB _{VCCIO}	V _{CCIO} Tolerance	All		AC+DC: ±50		mV	3
I _{CCMAX_VCCIO}	Max Current for V _{CCIO} Rail	Н	- 8	6,, -	5.5	Α	
T_OVS_Max	Max Overshoot time	All	7 9/1	_	100	μs	7
V_OVS_Max	Max Overshoot at TDP	All	30'-	_	20	mV	7

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured across VCI_{Ω} _SENSE and $VSSI_{\Omega}$ _SENSE as near as possible to the processor with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- For low BW bus connection between processor and PCH -> VCCIO=0.85V.
- For high BW bus connection between processor and PCH -> VCCIO=0.95V.
- OS occurs during power on only. **not** during normal operation

7.2.1.6 Vcc_{OPC} DC Specifications

OPC VR output voltage is fixed to 1V, the processor can drive VR to LPM (Low Power Mode), which sets VR output to 0V using ZVM# signal as shown below.

Table 7-7. VCC_{OPC} Voltage levels

ZVM# state	VCC _{OPC}	Units
0	0	V
1	1.0/1.05 (Based on SKU)	INO V
undefine	ined undefined undefine	
	ined under	ره.



Processor OPC (Vccopc) Supply DC Voltage and Current Specifications **Table 7-8.**

Symbol	Parameter	Segment	Min.	Тур.	Max.	Unit	Note ^{1,2}	
V _{ССОРС}	Voltage for the On Package Cache	Processor line w/OPC:	ر د د	1.05	-	V	3,5	ndefine
TOB _{VCCOPC}	V _{CCOPC} Tolerance	Processor line w/OPC	Wec.	AC+DC: ±	5	%	3	ed un.
ICCMAX_VCCOPC	Max. Current for V _{CCOPC} Rail	H UNG	_	_	4.7	Α	5	
T_OVS_Max	Max. Overshoot time	All	_	_	100	uS	4	
V_OVS_Max	Max. Overshoot at TDP	All	_	_	20	mV	4	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
- The voltage specification requirements are measured on VccOPC_ESNSE and VssOPC_SENSE as near as possible to the processor with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M? minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- OS occurs during power on only. not during normal operation
- For H-processor line, in order to increase BW, the option of VCCOPC=1.1V is under evaluation.

Vcc_{EOPIO} DC Specifications 7.2.1.7

VCCE_{OPIO} may be connected to OPC VR. The processor can drive VR to LPM (Low-Power Mode), which sets VR output to 0V using ZVM# signal (as shown in VCCFOPIO Voltage levels in the following table).

VCC_{EOPIO} Voltage Levels (Separate VR) **Table 7-9.**

ZVM# State	MSM# State	VCC _{EOPIO}	Units
0	Х	0	V
1	1	1.0/1.1 (Based on SKU)	V

Table 7-10. Processor EOPIO (Vcc_{EOPIO}) Supply DC Voltage and Current Specifications (Sheet 1 of 2)

Datasheet, Vol				. 111			
TOB _{VCCEOPIO} I _{CCMAX_VCCEO}	Parameter	Segment	Min	Тур.	Max	Unit	Note ^{1,2}
I _{CCMAX_VCCEO}	Voltage for the EOPIO interface	Processor line w/OPC:	irdei	1.1	_	V	3
Datasheet, Vol	V _{CCEOPIO} Tolerance	Processor line w/OPC	•	AC+DC: ±	5	%	3,00
Datasheet, Vol	IO Max Current for V _{CCEOPIO} Rail	Н	_	_	2.8	Α	le.
ofined undefine	undefined undefi	ined undefined	unde	iined u	indefin	ed ur	defined

. A . madefined undefined undefined Datasheet, Volume 1 of 2



Table 7-10. Processor EOPIO (Vcc_{EOPIO}) Supply DC Voltage and Current Specifications (Sheet 2 of 2)

Symbol	Parameter	Segment	Min	Тур.	Max	Unit	Note ^{1,2}
T_OVS_Max	Max Overshoot time	All	-617	_	100	uS	4
V_OVS_Max	Max Overshoot at TDP	All	OF.	_	20	mV	4

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured on VccEOPIO_ESNSE and VssEOPIO_SENSE with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and $\overline{1}$ - $M\Omega$ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the
- OS occurs during power on only; not during normal operation.

7.2.1.8 VCC_OPC_1p8 DC Specifications

Table 7-11. Processor OPC (VCC_OPC_1p8) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Тур.	Max.	Unit	Note ^{1,2}
V _{CC_OPC_1p8}	Voltage for the On Package Cache	Processor line w/OPC	_	1.8	_	V	3
TOB _{VCC_OPC_1p8}	V _{CC_OPC_1p8} Tolerance	Processor line w/OPC		AC	+DC:± 5	%	3
I _{CCMAX_VCC_OPC_1p8}	Max Current for V _{CC_OPC_1p8} Rail	Н	_	-	50	mA	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and $1-M\Omega$ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

7.2.1.9 Vcc_{ST} DC Specifications

Table 7-12. Vcc Sustain (Vccst) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Units	Notes 1,2
Vcc _{ST}	Processor Vcc Sustain supply voltage	All	-ed	1.0	_	V	3
TOB _{ST}	Vcc _{ST} Tolerance	All	eilli	AC+DC:± 5		%	3
Icc _{MAX_ST}	Max Current for Vcc _{ST}	Н	_	_	60	mA	96,

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and $1-M\Omega$ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

Jestred undefined undefined Datasheet, Volume 1 of 2



Table 7-13. Vcc Sustain Gated (Vcc_{STG}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Тур.	Max.	Units	Notes 1,2
Vcc _{STG}	Processor Vcc Sustain Gated supply voltage	All	-96	1.0	_	V	3
TOB _{STG}	V _{CCSTG} Tolerance	All	4 011.	AC+DC: ±5		%	3
Icc _{MAX_STG}	Max Current for Vcc _{STG}	H	_	_	20	mA	eined b

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and $1-M\Omega$ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

7.2.1.10 **Vcc_{PLI}** DC Specifications

Table 7-14. Processor PLL (Vcc_{PLL}) Supply DC Voltage and Current Specifications

	Symbol	Parameter	Segment	Min.	Тур.	Max.	Unit	Notes ^{1,2}			
in.	V _{CCPLL}	PLL supply voltage (DC + AC specification)	All	ı	1.0	-	SQ A	3			
od ui	TOB _{CCPLL}	V _{CCPLL} Tolerance	All		AC+DC:± 5	5 de 111	%	3			
define	I _{CCMAX_VCCPLL}	Max Current for V _{CCPLL} Rail	Н	_	<u>-6</u> 01	150	mA				
Un	Notes: 1. Unless oth	Notes: 1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These									

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

Table 7-15. Processor PLL OC (Vcc_{PLL_OC}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Тур.	Max.	Unit	Notes ^{1,2}
V _{CCPLL_OC}	PLL OC supply voltage (DC + AC specification)	All	_	VDDQ	nuo	V	3
TOB _{CCPLL_OC}	V _{CCPLL_OC} Tolerance	All	1	AC+DC:±!	5	%	3
I _{CCMAX_VCCPLL_OC}	Max Current for V _{CCPLL_OC} Rail	H-quad core GT2 H-quad core GT4+OPC	4 und	S _	130 150	mA	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max/Min functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

undefined undefined . A . indefined undefined undefined Datasheet, Volume 1 of 2



led undefined undefined **Processor Interfaces DC Specifications** 7.2.2

7.2.2.1 **LPDDR3 DC Specifications**

Table 7-16. LPDDR3 Signal Group DC Specifications

(intel	hee dundefine	dundefineo			Specif	ications	
ined un.	7.2.2.1 L	Processor Interfaces DC Spec PDDR3 DC Specifications PDDR3 Signal Group DC Specifications		ned und	efined b			sined'
Ī	Symbol	Parameter		Y-Processo	or Line	Unit	Notes	gen
	unc	ode,,	Min.	Тур.	Max.		IUR	
\	V _{IL}	Input Low Voltage	_	V _{DDQ} /2	0.43*V _{DDQ}	V	2, 4, 10	
	V_{IH}	Input High Voltage	0.57*V _{DDQ}	V _{DDQ} /2	-0'	V	3, 4, 10	
JUN F	R _{ON_UP/DN(DQ)}	LPDDR3 Data Buffer pull-up/ down Resistance		Trainable	. siin	Ω	12	
ILEO E	R _{ODT(DQ)}	LPDDR3 On-die termination equivalent resistance for data signals		Trainable	0.0	Ω	12	
\	V _{ODT(DC)}	LPDDR3 On-die termination DC working point (driver set to receive mode)	0.45*V _{DDQ}	0.5*V _{DDQ}	0.55*V _{DDQ}	V	10	sined
F	R _{ON_UP/DN(CK)}	LPDDR3 Clock Buffer pull-up/ down Resistance	30	_	50	Ω	5, 12	gelli
F	R _{ON_UP/DN} (CMD)	LPDDR3 Command Buffer pull-up/ down Resistance	CO	Trainable		Ω	12	
F	R _{ON_UP/DN(CTL)}	LPDDR3 Control Buffer pull-up/ down Resistance	20	_	50	Ω	5, 12	
	R _{ON_UP/DN} (DDR_VTT_CNTL)	System Memory Power Gate Control Buffer Pull- Up Resistance	40	_	140	Ω	-	
ined ur	Ī _{LI}	Input Leakage Current (DQ, CK) 0V 0.2* V _{DDQ} 0.8*V _{DDQ}	_	- ui	0.75	mA	-	
I	Iu	Input Leakage Current (CMD,CTL) 0V 0.2*V _{DDQ} 0.8*V _{DDQ}	ned u nde	-	0.9	mA	- 60'	Indefine
[DDR0_VREF_DQ DDR1_VREF_DQ DDR_VREF_CA	VREF output voltage	Trainable	VDDQ/2	Trainable	vo	13,14	
Ţ	DDR_RCOMP[0]	ODT resistance compensation			inec	Ω	6	1
i V	DDR_RCOMP[1]	Data resistance compensation	RCOMP valu	es are memo	ory topology	Ω	6	1
sines I	DDR_RCOMP[2]	Command resistance compensation	1	aspendent.	iu _o	Ω	6	1
1 2	 V_{IL} is defined V_{TH} is defined 	vise noted, all specifications in this table apply to all pro as the maximum voltage level at a receiving agent that as the minimum voltage level at a receiving agent that	t will be interp will be interp	reted as a lo	gical high valu	ue.		adefin

Notes:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- V_{IL} is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- V_{IH}^{r} and V_{IL} may experience excursions above V_{DDQ} . However, input signal drivers must comply with the signal quality specifications.
- This is the pull up/down driver resistance after compensation. Note that BIOS power training may change these values significantly based on margin/power trade-off.
- DDR_RCOMP resistance must be provided on the system board with $\pm 1\%$ resistors. DDR_RCOMP resistors are to V_{SS}. DDR_DRAMPWROK must have a maximum of 15 ns rise or fall time over V_{DDQ} * 0.30 ± 100 mV and the edge must be monotonic.
- DDR_VREF is defined as V_{DDQ}/2 for LPDDR3
- N/A
- 10.

- Max-min range is correct but center point is subject to change during MRC boot training. Processor may be damaged if V_{IH} exceeds the maximum voltage for extended periods. Final value determined by BIOS power training, values might vary between bytes and/or units. VREF values determined by BIOS training, values might vary between units. DDR0_Vref_DQ Not in use in DDR4, DDR1_Vref_DQ = DDR4_CA_ch1, DDR_Vref_CA = DD4_CA_ch0.

ined undefined Te undefined undefined un Jestined undefined Datasheet, Volume 1 of 2



led undefined undefined 7.2.2.2 **DDR4 DC Specifications**

Table 7-17. DDR4 Signal Group DC Specifications

Jefined unde	7.2.2.2 DDR4 DC Specifications Table 7-17. DDR4 Signal Group DC Specifications			d und	efined u	n.	
76.		296 Mills	Ĥ-	Processor L	.ine		. <u> </u>
	Symbol	Parameter	Min.	Тур.	Max.	Units	Notes ¹
	V _{IL}	Input Low Voltage	_	VREF(INT)	VREF(INT) - 0.07*VDDQ	V	2, 4, 10, 14
	V _{IH}	Input High Voltage	VREF(INT) + 0.07*VDDQ	VREF(INT)	- ~,	V	3, 4, 10, 14
	R _{ON_UP/DN(DQ)}	DDR4 Data Buffer pull-up/ down Resistance		Trainable	cine.	Ω	12
eined ur	R _{ODT(DQ)}	DDR4 On-die termination equivalent resistance for data signals		Trainable	9611	Ω	12
gelli	V _{ODT(DC)}	DDR4 On-die termination DC working point (driver set to receive mode)	0.45* V _{DDQ}	0.5* V _{DDQ}	0.55* V _{DDQ}	V	10
	R _{ON_UP/DN(CK)}	DDR4 Clock Buffer pull-up/ down Resistance	0.8*Typ	26	1.2*Typ	Ω	5, 12
	R _{ON_UP/DN(CMD)}	DDR4 Command Buffer pull-up/down Resistance	0.8*Typ	20	1.2*Typ	Ω	12
	R _{ON_UP/DN(CTL)}	DDR4 Control Buffer pull-up/down Resistance	0.8*Typ	20	1.2*Typ	Ω	5, 12
	R _{ON_UP/DN} (DDR_VTT_CNTL)	System Memory Power Gate Control Buffer Pull- Up/ down Resistance	40	_	140	Ω	_
ndefined un	I _{LI}	Input Leakage Current (DQ, CK) 0 V 0.2*V _{DDQ} 0.8*V _{DDQ}	_	- ed u'	define	mA	-
UC	DDR0_VREF_DQ DDR1_VREF_DQ DDR_VREF_CA	VREF output voltage	Trainable	VDDQ/2	Trainable	V	13,15
	DDR_RCOMP[0]	ODT resistance compensation	'so		•	Ω	6
	DDR_RCOMP[1]	Data resistance compensation	RCOMF topo	values are i	memory lent.	Ω	6
	DDR_RCOMP[2]	Command resistance compensation	30 p	3 / 2-2-0110	· - * ·	Ω	6

Notes:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- $V_{
 m IL}$ is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
- 3. V_{1H}^{r} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
- V_{IH}^{\prime} and V_{IL} may experience excursions above V_{DDO} . However, input signal drivers must comply with the signal quality specifications.
- This is the pull up/down driver resistance after compensation. Note that BIOS power training may change these values significantly based on margin/power trade-off.
- DDR_RCOMP resistance must be provided on the system board with ±1% resistors installed on package). DDR_RCOMP resistors are to V_{SS}
- DDR_DRAMPWROK must have a maximum of 15 ns rise or fall time over V_{DDQ} * 0.30 ±100 mV and the edge must be 7. monotonic.
- 8. DDR_VREF is defined as V_{DDQ}/2 for DDR4
- 9. N/A
- Max-min range is correct but center point is subject to change during MRC boot training. 10.
- 11.
- Processor may be damaged if V_{IH} exceeds the maximum voltage for extended periods.

 Final value determined by BIOS power training, values might vary between bytes and/or units.

 VREF values determined by BIOS training, values might vary between units.

 VREF(INT) is a trainable parameter where the value is determined by BIOS for margin optimization. 12.
- 13.
- 14.
- DDRO_Vref_DQ Not in use in DDR4, DDR1_Vref_DQ = DDR4_CA_ch1, DDR_Vref_CA = DD4_CA_ch0 undefined undefined undefined

Datasheet, Volume 1 of 2 Jeffined Undefi



PCI Express* Graphics (PEG) DC Specifications 7.2.2.3

Table 7-18. PCI Express* Graphics (PEG) Group DC Specifications

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes ¹
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	80	100	120	Ω	1, 5
Z _{RX-DC}	DC Common Mode Rx Impedance	40	50	60	Ω	1, 4
Z _{RX-DIFF-DC}	DC Differential Rx Impedance	80	_	120	Ω	(1)
PEG_RCOMP	resistance compensation	24.75	25	25.25	Ω	2, 3

Notes:

- Refer to the PCI Express Base Specification for more details.
- Low impedance defined during signaling. Parameter is captured for 5.0 GHz by RLTX-DIFF. PEG_RCOMP resistance must be provided on the system board with 1% resistors. COMP resistors are to VCCIO. PEG_RCOMP- Intel allows using 24.9 Ω 1% resistors. DC impedance limits are needed to ensure Receiver detect.
- The Rx DC Common Mode Impedance must be present when the Receiver terminations are first enabled to ensure that the Receiver Detect occurs properly. Compensation of this impedance can start immediately and the 15 Rx Common Mode Impedance (constrained by RLRX-CM to 50 Ω ±20%) must be within the specified range by the time Detect is entered.

Digital Display Interface (DDI) DC Specifications

Table 7-19. Digital Display Interface Group DC Specifications (DP*/HDMI*)

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes ¹	
V _{IL}	Aux Input Low Voltage	_		0.8	٧		, ur
V _{IH}	Aux Input High Voltage	2.25	18	3.6	V		"ineo
V _{OL}	DDIB_TXC[3:0] Output Low Voltage DDIC_TXC[3:0] Output Low Voltage DDID_TXC[3:0] Output Low Voltage	eined u	_	0.25*V _{CCIO}	V	1,2	Junden.
VoH Uned Une	DDIB_TXC[3:0] Output High Voltage DDIC_TXC[3:0] Output High Voltage DDID_TXC[3:0] Output High Voltage	0.75*V _{CCIO}	_	_	V	1,2	
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	100		120	Ω		
Notes:	ino	•	•	46,1,			1

- VCCIO depends on segment.
- V_{OL} and V_{OH} levels depends on the level chosen by the Platform.

embedded DisplayPort* (eDP*) DC Specification 7.2.2.5

Table 7-20. embedded DisplayPort* (eDP*) Group DC Specifications (Sheet 1 of 2)

	Symbol	Parameter	Min.	Тур.	Max.	Units	
λ'	V _{OL}	eDP_DISP_UTIL Output Low Voltage	_		0.1*V _{CCIO}	V	
cineu.	V _{OH}	eDP_DISP_UTIL Output High Voltage	0.9*V _{CCIO}	UPO.	_	V	
gelli	R _{UP}	eDP_DISP_UTIL Internal pull-up	100	_	-	Ω	Α'
	R _{DOWN}	eDP_DISP_UTIL Internal pull-down	100	_	_	Ω	sineu
		undefined ui	•			nijo.	led unac
	120	A ull		Dat	asheet, Volu	me 1 of 2	
fined	undefill	sed undefines		und	efined v		



Table 7-20. embedded DisplayPort* (eDP*) Group DC Specifications (Sheet 2 of 2)

Symbol	Parameter	Min.	Тур.	Max.	Units
eDP_RCOMP	eDP resistance compensation	24.75	25	25.25	Ω
ZTX-DIFF-DC	DC Differential Tx Impedance	80	100	120	Ω

- COMP resistance is to VCOMP_OUT.
- eDP_RCOMP resistor must be provided on the system board.

CMOS DC Specifications 7.2.2.6

Table 7-21. CMOS Signal Group DC Specifications

Symbol	Parameter	Min.	Max.	Units	Notes ¹
V _{IL}	Input Low Voltage	-"96"	Vcc * 0.3	V	2
V _{IH}	Input High Voltage	Vcc * 0.7	_	V	2, 4
V _{OL}	Output Low Voltage	fille -	Vcc * 0.1	V	2
V _{OH}	Output High Voltage	Vcc * 0.9	_	V	2, 4
R _{ON}	Buffer on Resistance	23	73	Ω	-
I _{LI}	Input Leakage Current	_	±150	μA	3

Notes:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies. The Vcc referred to in these specifications refers to instantaneous $Vcc_{ST/IO}$. For VIN between "0" V and Vcc_{ST} . Measured when the driver is tri-stated.

- V_{IH} and V_{OH} may experience excursions above Vcc_{ST} . However, input signal drivers must comply with the signal quality specifications.
- 5. N/A

GTL and OD DC Specifications 7.2.2.7

Table 7-22. GTL Signal Group and Open Drain Signal Group DC Specifications (Sheet 1 of

Completed.						1
Symbol	Parameter	Min.	Max.	Units	Notes ¹	ال ي
V _{IL}	Input Low Voltage (TAP, except PROC_TCK, PROC_TRST#)	- 296	Vcc * 0.6	V	2	defined u
V _{IH}	Input High Voltage (TAP, except PROC_TCK, PROC_TRST#)	Vcc * 0.72	_	V	2, 4	unde
V _{IL}	Input Low Voltage (PROC_TCK,PROC_TRST#)	76 _{11.} –	Vcc * 0.3	V	2	
V _{IH}	Input High Voltage (PROC_TCK,PROC_TRST#)	Vcc * 0.3	_	V	2, 4	1
V _{HYSTERESIS}	Hysteresis Voltage	Vcc * 0.2	_	V	-	
R _{ON}	Buffer on Resistance (TDO)	7	17	Ω	-	1
V _{IL}	Input Low Voltage (other GTL)	_	Vcc * 0.6	V	2	1
V _{IH}	Input High Voltage (other GTL)	Vcc * 0.72	29 - 711	V	2, 4	
R _{ON}	Buffer on Resistance (CFG/BPM)	16	24	Ω	-	agd '
Datasheet, Vol	ume 1 of 2	ndefined unc			ndefine	d under
	ed undefined s		unde	ined "	1111	
	V _{IH} V _{IL} V _{IH} VHYSTERESIS RON VIL VIH RON	PROC_TRST#) V _{IH} Input High Voltage (TAP, except PROC_TCK, PROC_TRST#) V _{IL} Input Low Voltage (PROC_TCK,PROC_TRST#) V _{IH} Input High Voltage (PROC_TCK,PROC_TRST#) V _{HYSTERESIS} Hysteresis Voltage R _{ON} Buffer on Resistance (TDO) V _{IL} Input Low Voltage (other GTL) V _{IH} Input High Voltage (other GTL) R _{ON} Buffer on Resistance (CFG/BPM)	PROC_TRST#) VIH Input High Voltage (TAP, except PROC_TCK, PROC_TRST#) VIL Input Low Voltage (PROC_TCK,PROC_TRST#) VIH Input High Voltage (PROC_TCK,PROC_TRST#) VCC * 0.3 VHYSTERESIS Hysteresis Voltage RON Buffer on Resistance (TDO) VIL Input Low Voltage (other GTL) VIH Input High Voltage (other GTL) VIH Input High Voltage (other GTL) VIH Input High Voltage (Other GTL) RON Buffer on Resistance (CFG/BPM) Datasheet, Volume 1 of 2	VIH Input High Voltage (TAP, except PROC_TCK, PROC_TRST#) Vcc * 0.72 — VIL Input Low Voltage (PROC_TCK,PROC_TRST#) — Vcc * 0.3 VIH Input High Voltage (PROC_TCK,PROC_TRST#) Vcc * 0.3 — VHYSTERESIS Hysteresis Voltage Vcc * 0.2 — RON Buffer on Resistance (TDO) 7 17 VIL Input Low Voltage (other GTL) — Vcc * 0.6 VIH Input High Voltage (other GTL) Vcc * 0.72 — RON Buffer on Resistance (CFG/BPM) 16 24	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PROC_TRST#) VIH Input High Voltage (TAP, except PROC_TCK, PROC_TRST#) Vcc * 0.72 — V 2, 4 VIL Input Low Voltage (PROC_TCK,PROC_TRST#) — Vcc * 0.3 V 2 VIH Input High Voltage (PROC_TCK,PROC_TRST#) Vcc * 0.3 — V 2, 4 VHYSTERESIS Hysteresis Voltage Vcc * 0.2 — V - RON Buffer on Resistance (TDO) 7 17 Ω - VIL Input Low Voltage (other GTL) — Vcc * 0.6 V 2 VIH Input High Voltage (other GTL) Vcc * 0.72 — V 2, 4 RON Buffer on Resistance (CFG/BPM) 16 24 Ω —



Table 7-22. GTL Signal Group and Open Drain Signal Group DC Specifications (Sheet 2 of

Symbol	Parameter	Min.	Max.	Units	Notes ¹
R _{ON}	Buffer on Resistance (other GTL)	12	28	Ω	-
I _{LI}	Input Leakage Current	- "Uge.	±150	μΑ	3

Notes:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- The Vcc_{ST} referred to in these specifications refers to instantaneous Vcc_{ST/IO}.
- For VIN between 0 V and Vcc_{ST} . Measured when the driver is tri-stated. 3. V_{IH} and V_{OH} may experience excursions above VccsT. However, input signal drivers must comply with the signal quality specifications. N/A
- Those $V_{\text{IL}}/V_{\text{IH}}$ values are based on ODT disabled (ODT Pull-up not exist).

7.2.2.8 **PECI DC Characteristics**

The PECI interface operates at a nominal voltage set by Vcc_{ST}. The set of DC electrical specifications shown in the following table is used with devices normally operating from a Vcc_{ST} interface supply.

Vcc_{ST} nominal levels will vary between processor families. All PECI devices will operate at the Vcc_{ST} level determined by the processor installed in the system.

Table 7-23. PECI DC Electrical Limits

Symbol	Definition and Conditions	Min.	Max.	Units	Notes ¹
R _{up}	Internal pull up resistance	15	45	Ω	3
V _{in}	Input Voltage Range	-0.15	Vcc _{ST} + 0.15	V	-
V _{hysteresis}	Hysteresis	0.15 * Vcc _{ST}	_	V	-
V _{IL}	Input Voltage Low- Edge Threshold Voltage	define	0.3 * Vcc _{ST}	V	Fine
V _{IH}	Input Voltage High- Edge Threshold Voltage	0.7 * Vcc _{ST}	_	٧ ن	VOIC-
C _{bus}	Bus Capacitance per Node	N/A	10	pF	-
C _{pad}	Pad Capacitance	0.7	1.8	pF	-
Ileak000	leakage current @ 0V	_	0.6	mA	-
Ileak025	leakage current @ 0.25* Vcc _{ST}	-	0.4	mA	-
Ileak050	leakage current @ 0.50* Vcc _{ST}	-ed un	0.2	mA	-
Ileak075	leakage current @ 0.75* Vcc _{ST}	udefil.	0.13	mA	i-fin
Ileak100	leakage current @ Vcc _{ST}	_	0.10	mA	100-

Notes:


- Vcc_{ST} supplies the PECI interface. PECI behavior does not affect Vcc_{ST} min/max specifications.
- The leakage specification applies to powered devices on the PECI bus.
- The PECI buffer internal pull up resistance measured at 0.75* Vcc_{ST}.



Input Device Hysteresis

The input buffers in both client and host models must use a Schmitt-triggered input design for improved noise immunity. Use the following figure as a guide for input buffer design.

Figure 7-1. Input Device Hysteresis



§ §



Package Mechanical Specifications

Package Mechanical Attributes

The H-processor line use a Flip Chip technology available in a Ball Grid Array (BGA) package. The following table provides an overview of the mechanical attributes of the package. For specific dimensions (die size, die location, and so on), refer to the processor package mechanical drawings (see Related Documents section).

Table 8-1. Package Mechanical Attributes

	Parkund	Parameter		ocessor Line
. 26	Package	Parameter with Edit U	Quad Core GT4+OPC	Quad Core GT2
4 Une		Package Type	Flip Chip I	Ball Grid Array
	Package	Interconnect	Ball Grid	Array (BGA)
ndefined undefined unde	Technology	Lead Free		Yes
4 une		Halogenated Flame Retardant Free	76	Yes
		Solder Ball Composition	SA	AC405
adeli		Ball/Pin Count	60	1440
Ul.	Package	Grid Array Pattern	Balls	Anywhere
	Configuration	Land Side Capacitors	The state of the s	Yes
	elino	Die Side Capacitors		Yes
ofined unc).~	Die Configuration	2 Dies MCP	1 Die Single-Chip Package
	Package	Nominal Package Size	42:	c28mm
inder.	Dimensions	Min Ball/Pin pitch		0.65

undefined undefined und **Package Loading Specifications**

Table 8-2. Package Loading Specifications

Maximum Static Normal Load	Limit	Minimum PCB Thickness Assumptions	Notes
H-processor line	67 N (15 lbf)	1.0 mm	1, 2, 3
11-processor line	111 N (25 lbf)	1.0 mm	1, 2, 3

Notes:

- The thermal solution attach mechanism must not induce continuous stress to the package. It may only apply a uniform load to the die to maintain a thermal interface.
- 2. This specification applies to the uniform compressive load in the direction perpendicular to the dies' top surface. Load should be centered on processor die center.
- This specification is based on limited testing for design characterization.
- This load limit assumes the use of a backing plate.



led undefined undefined **Package Storage Specifications**

Table 8-3. Package Storage Specifications

inte		, undefined Pa	ickage Meci	hanical Spec	ifications	
8.3	Package St	orage Specifications	indefin	ieg ni.,		
Table 8-3.	Package Storage		Min	Max	Notes	wed u
iné	Parameter Tabsolute storage	Description The non-operating device storage temperature. Damage (latent or otherwise) may occur when subjected to this temperature for any length of time.	-25 °C	Max. 125 °C	1, 2, 3	indefil.
	T _{SUSTAINED} STORAGE	The ambient storage temperature limit (in shipping media) for a sustained period of time.	-5 °C	40 °C	4, 5	
, huge,	RH _{SUSTAINED} STORAGE	The maximum device storage relative humidity for a sustained period of time.	60% (@ 24 °C	5, 6	
	TIME _{SUSTAINED} STORAGE	A prolonged or extended period of time: typically associated with customer shelf life.	0 months	6 months	6	
,e·	connected to a vol	nent device that is not assembled in a board or soci			•	lefined!

Notes:

- Refers to a component device that is not assembled in a board or socket that is not to be electrically connected to a voltage reference or I/O signals.
- Specified temperatures are based on data collected. Exceptions for surface mount re-flow are specified by applicable JEDEC standards.
- TABSOLUTE STORAGE applies to the un-assembled component only and does not apply to the shipping media, moisture barrier bags or desiccant.
- Intel-branded board products are certified to meet the following temperature and humidity limits that are given as an example only (Non-Operating Temperature Limit: -40 °C to 70 °C, Humidity 50% to 90%, non-condensing with a maximum wet bulb of 28 °C). Post board attach storage temperature limits are not specified for non-Intel branded boards.
- The JEDEC, J-JSTD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from the moisture barrier bag.
- 126 Indefined under the dunder th able Interpretation of the control o Nominal temperature and humidity conditions and durations are given and tested within the constraints imposed by $T_{\text{SUSTAINED STORAGE}}$ and customer shelf life in applicable Intel boxes and bags.




Processor Ball Information

. Table 9-1 interined under freed under fr

hume 1 of 2 Datasheet, Volume 1 of 2 istined undefi




gen	(ir				ndei	ine						unde	tine	3						sfined u	
		y to		led i							sed.	nuo			Proce	essor B	all Info	ormat	ion	3111	
	U									ndefi	11.						def	IUGO			
								pper	-Left	Quad	lrant))			.4.4	essor B					
ndefined uni	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20		10
BT		VCCGT			PECI	CICTOSS		PROCP WRGD	BPM#[3	OPC_RC OMP		BPM#[1		CFG_RC OMP		CFG[10]			CFG[6]	eined '	$n_{O_{\sigma}}$
BR BP	VCCGT	VCCGT		RSVD RESET#		SKTOCC #		RSVD PM_DO WN	PROCH OT# PROC_T RST#		PROC_T CK PROC_T	PROC_P RDY#		OPCE_R COMP OPCE_R COMP2		CFG[8]	CFG[9]		CFG[4]	FILEO	
BN	VCCGT	VCCGT	VCCGT	RSVD		RSVD		WN	RST#		MS CFG[3]	RDY# CFG[1]	CFG[2]	COMP2 CFG[0]			CFG[18]		Cro[r]	S.	
ВМ		VCCGT	VCCGT		PM_SYN C	RSVD_T P		BPM#[2	CATERR #						RSVD		RSVD		CFG[5]		
BL		VCCGT	VCCGT		RSVD	RSVD_T P	PROC_T DI	RSVD	PROC_P REQ#		RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	RSVD	VCCOPO	VCCOPC		
BK BJ	VCCGT	VCCGT	RSVD	RSVD	RSVD_T	RSVD_T		ه ه	CO		RSVD RSVD	RSVD RSVD	RSVD RSVD		RSVD_T P	RSVD RSVD		RSVD	VCCOPC	-	
	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VIDSCK	VIDALE RT#	RSVD	VIDSOU T	KSVD	KSVD	KSVD		P	RSVD		KSVD			
BH BG BF			VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT				70						-	ind
JIN OF BF	VCCGT	VCCGT	VCCGT	VCCGT			VCCGT	VCCGT	VCCGT	VCCGT			713							defined	0.
BE	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT				0.00								Jefill.	
BD BC	VCCGT	VCCGT	VCCGT	VCCGT VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	SILIS	0							0 011		
ВВ	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT		• (Sillo		-	
ВА			VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT							alle				
AY	VCCGT	VCCGT	VCCGT	VCCGT			VCCGT	VCCGT	VCCGT	VCCGT						nec					
AV	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT VCCGT	VCCGT	VCCGT	VCCGT	VCCGT					1496	,				-	
AU	VCCGT	VCCGT	VCCGT	VCCGT	VCCG1	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT			c in i	Veg.						-	y nu
AT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT					96,							define	
AR			VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT		900								VOICE	
AP	VCCGT	VCCGT VCCGT	VCCGT VCCGT	VCCGT VCCGT	VCCGT	VCCGT	VCCGT VCCGT	VCCGT VCCGT	VCCGT	VCCGT	eliu,							7/3	SQ	<u> </u> -	
AN AM	VCCGI	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT								ei,,			
AL	VCCGT	VCCGT	VCCGT	VCCGT			VCCGT	VCCGT	VCCGT	VCCGT						Sine	O. O.			=	
AK	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT							-8						
AS (IN A)			VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT	VCCGT				65	Ulli]	
AK AJ						JOE,							76								
,					eg n							AU								"Ugell	
				le _{ll} ,							1130								veg,		
Jundefine a			7 ni.,							nu.								defi			
		Silve															ed ul				
λ	nu _o							ón	e,												
sineu							aed	0.							' nu						
"Inge.						996								RINE!							eq,
50					001								$n_{Q_{\ell}}$							defil	
				18/1															60	Ullie	
Jundelined			A UI	10.						4	ugei	*						76	in	undefine	
	128	Sin								eg n	,*					atashe	et, Volu	me 1 d	of 2		
	und								Jelin,								Jeu,				
: ne								$q_{\Omega U_{i}}$								19e,					
46/11							eine								9 0.						



					d und	efine			er-Rig			1efil	Jed -						eined	
		D	D -	Sine	9 0.						ed u					<u>, </u>		* 196		
		Proce	SSOF Ba	ill Infor	mation					defin							ite			
	٨	efiner) 0.5	. B-		(T	\(\frac{1}{2} = -1 \)	275	ed u						od'	IIU				
60	19	Figu 18	re 9-2	2. Ba	II Map	14	VIEW	, Upp	er-Rig	nt Qu	aaran 9	8 8	7	6	5	4	3	2	1	
вт	CFG[15]		RSVD	RSVD	VCCEOPIO		DDR_VTT_C		DDR1_DQ[0 DDR0_DQ[1 6]			DDR1_DQ[2 DDR0_DQ[1 8]	ed'	DDR0_DQ[1				RSVD_TP		nuge
BR	CFG[13]		RSVD	RSVD	VCCEOPIO		DDR1_VREF _DQ		DDR1_DQ[1 DDR0_DQ[1 7] DDR1_DQ[4		DDR1 DOSN	DDR1_DQ[3 DDR0_DQ[1 9]		DDRO_DQ[0	DDR0_DQSN [0]		DDR0_DQ[3	NCTF	RSVD_TP	<i>*</i>
BP	CFG[14]		RSVD	RSVD	VCCEOPIO -		DDR VREF	-	DDR0_DQ[2 0]	49.1	[0] / DDR0_DQSN [2]	DDR0_DQ[2 2]		DDR0_DQ[5	DDR0_DQSP [0] DDR0_DQ[4		DDR0_DQ[2	11/1		
BN BM	CFG[12]		VCCOPC VCCOPC	VSSOPC - SENSE	VCCEOPIO SENSE VSSEOPIO SENSE	VCC_OPC_1	DDR_VREF_ CA		DDR0_DQ[2	odefi		DDRO_DQ[2			T	76			PROC SELE CT# DDR0 DQ[1	
BL	VCCOPC	VCCOPC	VCCOPC	VCCOPC	VCCOPC SENSE	VCC_OPC_1 P8			DDR1_DQ[9]/ DDR0_DQ[2 5]		DDR1_DQSN [1]/ DDR0_DQSN [3]	DDR1_DQ[1 0] / DDR0_DQ[2 6]	DDR1_DQ[1 4]/ DDR0_DQ[3 0]		DDR0_DQ[9	DDR0_DQ[8	DDR0_DQSI	DDR0_DQ[1		
BK BJ	VCCOPC VCCOPC	VSS	VCCOPC VCCOPC	RSVD_TP		RSVD_TP	RSVD_TP	9e,	DDR1_DQ[1	DDR1_DQ[1	DDR1_DQSP	DDR1_DQ[1	DDR1_DQ[1 5T/	*Q/e	DDR0_DQ[1	DDR0_DQ[1 2]	DDR0_DQSI	DDR0_DQ[1 5]	DDR0_DQ[1	
ВН	VCCOFC	V33	VCCOFC	K3VD_IF		KSVD_IF	VCCPLL_OC		DDR0_DQ[2 8]	DDR0_DQ[2 9]	DDR0_DQSP [3]	DDR0_DQ[2 7]	DDR0_DQ[3 1]							4 nug
BG					ال				DDR1_DQ[1 6]/ DDR0_DQ[4 8]	DDR1_DQ[1 7]/ DDR0_DQ[4 9]	DDR1_DQSN [2] / DDR0_DQSN [6]	DDR1_DQ[1 8]// DDR0_DQ[5 0] DDR1_DQ[1	DDR1_DQ[2 2]/ DDR0_DQ[5 4]		DDR0_DQ[1 7] / DDR0_DQ[3 3]	DDR0_DQ[1 6]/ DDR0_DQ[3 2]	[4]	DDR0_DQ[2 0] / 0 DDR0_DQ[3 6]	DDR0_DQ[2 1]/ B DDR0_DQ[3 7]	
BF BE				Sil.	ie _O	VCCGT	VCCGT		DDR1_DQ[2 0]/ DDR0_DQ[5 2]	DDR1_DQ[2 1] // DDR0_DQ[5 3]	DDR1_DQSP [2]/ DDR0_DQSP [6]	95/ DDR0_DQ[5 1]	3]/ DDR0_DQ[5 5]		9] / DDR0_DQ[3 5]	8]/ DDR0_DQ[3 4]	[2] /	DDR0_DQ[2 3] / DDR0_DQ[3 9]	21/4	
BD			-9 n	0,-		VCCGT	VCCGT				1.				DDR0_DQ[2 8] / DDR0_DQ[4 4]	DDR0_DQ[2 9] / DDR0_DQ[4 5]	DDR0_DQSI [3] / DDR0_DQSI [5]	N DDR0_DQ[2 4] / N DDR0_DQ[4	DDR0_DQ[2 5]/ DDR0_DQ[4	
вс		Aefin							DDR1_DQ[2 5]/ DDR0_DQ[5 7]	DDR1_DQ[2 8] / DDR0_DQ[6 0]	DDR1_DQSN [3]/ DDR0_DQSN [7]	DDR1_DQ[2 7]/ DDR0_DQ[5 9]	DDR1_DQ[3 0]/ DDR0_DQ[6 2]		DDR0_DQ[2 7] / DDR0_DQ[4 3]	DUKU_DQ[2	DDR0 DOSE	0] DDR0_DQ[3 DDR0_DQ[4 7]	DDR0_DQ[3	
вв	dui					VCCGT	VCCGT		DDR1_DQ[2 4]/ DDR0_DQ[5 6]	DDR1_DQ[2 9] / DDR0_DQ[6 1]	DDR1_DQSP [3] / DDR0_DQSP [7]	DDR1_DQ[2 6] / DDR0_DQ[5 8]	DDR1_DQ[3 1] / DDR0_DQ[6 3]		DDD0 F001	pppe soot			DD00 5001	
BA AY						VCCGT	VCCGT		DDR1_ECC[DDR1_ECC[DDR1_DQSN	DDR1_ECC[DDR1_ECC[VDDQ	DDR0_ECC[4] DDR0_ECC[3]	DDR0_ECC[5] DDR0_ECC[2]		DDR0_ECC[0] DDR0_ECC[7]		4 Un
AW						VCCGT	MSM#		DDR1_ECC[DDR1_ECC[DDR1_DQSP		DDR1_ECC[7]	VDDQ					XO.	S
AV AU				ndeit	ver.	VCCGT	RSVD				4	O.			DDRO_ALER	DDR0_MA[1 2]/ DDR0_CAA[DDR0_MA[1	DDR0_MA[1 4]/ DDR0_CAA[DDR0_BA[2] DDR0_CAA[
AU			red i	VO		VCCG1	RSVD				DDR1_MA[1					DDRO_MA[1	8]/ DDR0_ACT#	DDR0_BG[1	DDR0_BG[0]	
AT		defi	76			VCCGT	ZVM#	VDDQ		DDR1_CKE[1] DDR1_MA[1	DDR1_CAA[8]/ DDR1_ACT# DDR1_BA[2]		DDR1_CKE[DDR0_CKE[DDR0_CAA[1]// DDR0_MA[9	DDRO_CKE[2]	DDRO_CKE[DDRO_CKE[0]	
AR	ed V							VDDQ	DDR1_CAA[DDR1_MA[9	DDR1_MA[1 2]// DDR1_CAA[6]/ DDR1_MA[1 2]	DDR1_CAA[5]/ DDR1_BG[0]		DDR1_MA[1 4]/ DDR1_CAA[9]/ DDR1_BG[1]	VDDQ						
AP						VCCGT	VCCGT							VDDQ	DDR0_MA[3	DDR0_MA[1 DDR0_CAB[8]/ DDR0_MA[1	DDR0_MA(6 DDR0_CAA 2] / DDR0_MA(6	DDR0_MA[4	DDR0_MA[5 DDR0_CAA[0] / DDR0_MA[5	red u
AN					60	VCCGT	VCCGT		DDR1_MA[1 1]/ DDR1_CAA[7]/ DDR1_MA[1	DDR1_MA[7]/ DDR1_CAA[4]/ DDR1_MA[7]	DDR1_CKN[0]	DDR1_MA[8]/ DDR1_CAA[3]/	DDR1_MA[6]/ DDR1_CAA[2]/ DDR1_MA[6			DDR0_MA[2] / DDR0_CAB[5]/ DDR0_MA[2	DDRO_MA[8	DDR0_MA[1 1]/ DDR0_CAA[7]/ DDR0_MA[1	DDR0_MA[7] / [DDR0_CAA[4] / L DDR0_MA[7	160
AM				'uqe		VCCGT	VCCGT			DDR1_CLKN	_@		DDR1_CKP[DDR1_MA[5]7 DDR1_CAA[0]/ DDR1_MA[5		Ī]	1]	T T	
AL			-e.d.	nu.			VCCGT		VDDQ	[2]		-1	-1	J	DDR1_MA[3		DDR0_CLKP	DDR0_CLKP	DDRO_CLKN	
AK		indef							stine	Ç.				DDR1_MA[1]/ DDR1_CAB[8]/ DDR1_MA[1	DDR1_MA[2]/ DDR1_CAB[5]/ DDR1_MA[2		_	DDRO_CKP[
AJ	ned.					VccGTx	VccGTx	VDDQ	DDR1_CLKN	DDR1_CLKP[DDR1_MA[0]7 DDR1_CAB[9]/ DDR1_MA[0	RSVD	DDR1_PAR	J						
ei						الا	eline!	•	[5]	31	DDRÍ MA[0		2113	6-						691
					of 2	IUNO							ige,,						def	ine
				-96	Silve						nii.							ed.		
		Datasl	neet, Vo	lume 1 d	of 2					א טוי	ge.						ndef	129		
									1efin							ned ') ,			
, a		Datasi						d un	DEL CIN						ndeil					ined i
26	111.						6108	3						29 N	P *					



gelli					0	nd.	efine	,				ned ^u	i eji	lued						.:.n	3d un
						701.						ed u	NOC		B	rocass	or Ball i	Inform	4.10	Je, III.	
		(III	tel							odefi				•	rocesso	or Ball	etine	ation		
					Ball				Lowe	r-l oft	Ouac	lrant)					y nuc				
	99	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	
odefin	AH	VCCGT_S ENSE VSS_SEN	VSSGT_S ENSE VCC_SEN	VCCGTx- _SENSE VccGTx	VSSGTx- _SENSE VccGTx	VccGTx	VccGTx	VccGTx VccGTx	VccGTx VccGTx	VccGTx	VccGTx			· ned	0,,						4 nuo
	AG AF	SE VCC	VCC	VCC	VCC	VccGTX	VccGTx	VccGTx	VccGTX	VccGTx	VccGTx		,nde							Aefil'	S
	AE	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	RSVD	ned	0						10 U		
	AD AC	VCC	VCC	VCC	vcc	VCC	VCC	VCC	VCC	VCC	VCC							Jein			
	АВ	VCC	VCC	VCC	VCC			VCC	VCC	VCC	VCC						dun				
	AA Y	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC	VCC					Silv					
4efil	w	VCC	VCC	VCC	VCC			vcc	VCC	VCC	VCC			- 0	gnu						und
nuc.	V U	VCC	VCC	VCC	VCC VCC	VCC VCC	VCC	VCC	VCC	VCC	VCC		6.	dillo						130	Jeo.
	т	VCC	VCC	VCC	VCC	A		VCC	VCC	VCC	VCC		dillo							Vge.	
	R P	VCC	VCC	VCC	VCC VCC	VCC VCC	VCC VCC	VCC VCC	VCC	VCC	VCC							i elli	Geo.		1
	N	VCC	VCC	VCC	VCC			VCC	VCC	VCC	RSVD						4 U	490			
	M L	VCCSA_S ENSE VCCSA	VSSSA_S ENSE VCCSA	VCCSA VCCSA	VCCSA VCCSA	VCCSA	VCCSA	VCCSA VCCSA	VCCSA VCCSA	VCCSA	VCCSA					Activ	SO				
i)o.:	K	Ovecsa	DDI1_TX N[0]	DDI1_TX P[0]	VCCSA	VCCSA	VCCSA	VCCSA	VCCSA	VCCSA	VCCSA				4 00						
nuge.	J 	DDI1_TX N[3]		DDI1_TX	DDI1_TX P[1]	DDI1_TX N[1] DDI2_TX	DDI2_TX		THERMTR IP#	VCCSA	VICECTO	VccPLL	VCCIO	VCCIO		RSVD	PROC_TR IGOUT PROC_TR		VCCIO	VCCIO	ued u.
	H G	DDI2_TX N[1]	P[2]	N[2]	45.1	P[0]	N[O]			VCCSTG VCCSTG	PROC_AU	VccPLL	PROC_AU DIO_CLK	VCCIO	PROC_AU DIO_SDI	RSVD	IGIÑ		VCCIO	VCCIO	
	F		DDI2_TX P[1]			DDI2_TX P[2]	DDI3_TX P[2]			RSVD	EDP TYN	EDP_TXP[1]		DDI2_AU		PEG_RXN [1]		PEG_RXI		PEG_RXN [5]	1
	E D		P[3] eDP_RCO	DDI2_TX N[3]	PCI_BCLK P	DDI3_TX N[0]	DDI3_TX N[2]		CLK24P CLK24N	RSVD	EDP_TXN [0] EDP_TXP[0]		DDI1_AU		PEG_RXP[0] PEG_RXN [0]		PEG_RXN [2]	3]	PEG_RXP 4] PEG_RXN [4]		
	С	NCTF		PCI_BCLK N		DDI3_TX P[0]	DDI3_TX P[3]			RSVD		EDP_TXP[EDP_AUX		PEG_TXN	1	PEG_TXI	И	PEG_TXN	
	В	NCTF		DDI3_TX P[1]		DDI3_TX N[1]	DDI3_TX N[3] EDP_DIS P_UTIL	BCLKN	BCLKP	RSVD	[2] EDP_TXP[EDP_TXN [3]	DDI3_AU	N N	PEG_TXP[0] PEG_TXN	1]	PEG_TXP 2] PEG_TXN	3]	PEG_TXP 4] PEG_TXN	PEG_TXP 5]	L
d unde	1						-96	line						1132	SO.		(-)				ed u
3						ed.							יוט ג	19e.							Sillie
						11110						nii.							we'd	, UII.	
d unde				red'	71.						א טור							nde			
			ndefi														ined				
		ed u							y un							,nde					
ind!	Sill						_	elive							ued,						· 6
ed u.							Juno						1	uger							efine
					76	file														g nu,	
		1	30		nuc							Jose .				Data	sheet. V	/olume	1 of 2		
		1.	Ye	ines						113						2010		Julia			
		60			undef				, ur	19e1.							Silve				efined v
		IUR						410	SQ						60	Ulling					



dell					und	efine						defi	ined .						efine	q ni	
				ll Infor	mation						ned u	IUC				/ir	ite	1 ®)			
		fined	Inuc						-d v	uger						Inc					
	unde	Figu	re 9-4	l. Ba	II Map	(Тор	View	, Low	ver-Ri	ght Q	uadra	nt)			fined						
Fined	19	18	17	16	15	14	13	12	11 DDR1_WE #/	10 DDR1_RA S# /	9 DDR1_BA	8 DDR1_BA	7 DDR1_MA [10] / DDR1_CA	6	5 DDR0_BA [0] /	4 DDR0_RA S# /	3 DDR0_MA	2 DDR0_M/ [10] /	1 DDR0_BA [1] 7	<u>, </u>	
АН					, 00	VccGTx	VccGTx		DDR1_CA B[2]/ DDR1_MA [14]	DDR1_CA B[3]/ DDR1_MA [16]	DDR1_CA B[6]/ DDR1_BA [1]	DDR1_CA B[4]/ DDR1_BA [0]	DDR1_CA B[7]/ DDR1_MA [10]		DDR0_CA B[4]/ DDR0_BA [0]	DDR0_CA B[3]/ DDR0_MA [16]	[0] / DDR0_CA B[9]/ DDR0_MA [0]	DDR0_C/ B[7]/ DDR0_M/ [10]	DDR0_CA B[6]/ DDR0_BA [1]	ig n	
AG				efin	₂ O	VccGTx	VccGTx	VCCIO			VDDQ	DDR1 CA			VDDQ	#/ DDR0_CA B[2]/ DDR0_MA [14]	DDR0_PA R	DDR0_CF N[0]	DDR0_Ck P[0]		
AF		eine	d un						DDR1_CS #[0]	DDR1_CS #[2]	[13]/ DDR1_CA B[0]/ DDR1_MA [13]	S#/ DDR1_CA B[1]/ DDR1_MA [15]	DDR1_OD T[0]	VDDQ	VDDQ		IDDRO MA				
AE	Jund	e.				VCC	VCC	VDDQ	DDR1_00 T[3]	DDR1_CS #[3]	DDR1_OD T[2]	DDR1_00 T[1]	DDR1_CS #[1]		DDR0_CS #[3]	DDR0_OD T[1]	[13] / DDR0_CA B[0] / DDR0_MA [13]	DDR0_CS #[1]	DDR0_00 T[2]		
AD AD						VCC	VCC								DDR0_CS #[0]	DDR0_OD T[3]	DDR0_OD T[0]	DDR0_C9 #[2]	DDR0_CA S#/ DDR0_CA B[1]/ DDR0_MA [15]	eq,	
AC				****	ed u	VCC	VCC		DDR1_DQ [34] / DDR1_DQ [18]	DDR1_DQ [35] / DDR1_DQ [19]	DDR1_DQ SN[4] / DDR1_DQ SN[2]	DDR1_DC [38] / DDR1_DC [22]	DDR1_DQ [39] / DDR1_DQ [23]		DDR0_DC	DDR0_DQ	DDR0_DQ	DDR0_D0	DDR0_DC	2	
AB AA			ed u	'qe,,,		RSVD	VCC		DDR1_DQ [32] / DDR1_DQ	DDR1_DC [33] / DDR1_DC	DDR1_DQ SP[4] / DDR1_DQ	DDR1_DC [37] / DDR1_DC	DDR1_DQ [36] / DDR1_DQ	VDDQ	[35] / DDR1 DC	DDR0_DQ [37] / DDR1_DQ [5] DDR0_DQ [34] / DDR1_DQ	SN[4] / DDR1 DQ	[38] / DDR1 DC	DDR1_DC [0] DDR0_DC [39]/ DDR1_DC	2	
Y	, ur	9elil						VDDQC	[16]	[17]	SP[2]	[21]	[20]		[3]	[2]	SN[0]	[6]	[7]		
W	,0					VCC	vcc		DDR1 DC	[29] DDR1_DC	SN[3]	[24]	[41] / DDR1_DQ [25] DDR1_DQ [46] / DDR1_DQ [30]	α	DDR0_DQ [40] / DDR1_DQ	DDR0_DQ [45] / DDR1_DQ [13]	DDR0_DQ SP[5] / DDR1_DQ	DDR0_DC [41] / DDR1_DC	DDR0_D0 [44] / DDR1_D0	2	un
nuc					60	luge			[27]	[26]	SP[3]	[31]	[30]		DDR0_DQ [46] / DDR1_DQ [14]	[13] DDR0_DQ [47] / DDR1_DQ [15]	DDR0_DQ SN[5] / DDR1_DQ SN[1]	DDR0_D0 [43] / DDR1_D0 [11]	[12] DDR0_DC [42] / DDR1_DC [10]		
T R				ndeli	No	RSVD	VCC		DDR1_DQ [48]	DDR1_DQ [52]	DDR1_DQ SN[6]	DDR1_DQ [51]	DDR1_DQ [54]	VDDQ VDDQ	DDR0_DC [52] / DDR1_DC [36]	DDR0_DQ [50] / DDR1_DQ [34]	DDR0_DQ SP[6] / DDR1_DQ SP[4]	DDR0_DC [48] / DDR1_DC [32]	0 DDR0_DC [54] / 0 DDR1_DC [38]	2	
P		defi	U _{GQ}			VCC	VCC		DDR1_DQ [49]	DDR1_DQ [53]	DDR1_DQ SP[6]	DDR1_DQ [55]	DDR1_DQ [50]		DDR0 DC	DDR0_DQ [51]/ DDR1_DQ [35]	DDR0 DO	DDR0 DC	DDR0 DC	2	
N M	edu					VCC	VCC		DDR1_DQ [57]	DDR1_DQ [61]	DDR1_DQ SN[7]	DDR1_DQ [59]	DDR1_DQ [62]		DDR0_DQ [60] / DDR1_DQ [44]	DDR0_DQ [56] / DDR1_DQ [40]	DDR0_DQ SP[7] / DDR1_DQ SP[5]	DDR0_D0 [61] / DDR1_D0 [45]	DDR0_DC [57] / DDR1_DC [41]	2	
d undefit						VCC VCC	VCC	VDDQ	DDR1_DQ [56]	DDR1_DQ [60]	DDR1_DQ SP[7]	DDR1_DQ [63]	DDR1_DQ [58]	VDDQ VDDQ	DDR0_DQ [62] / DDR1_DQ [46]	DDR0_DQ [58] / DDR1_DQ [42]	DDRU DO	DDRU DO	DDR0_DC [63] / DDR1_DC [47]		d u
K J H	VCCIO		VCCIO	VCCIO	VCCIO	VSSIO_S ENSE VCCIO_S ENSE	VCCST_P WRGD	VDDQ			DMI_RXN [3]	DMI_RXP 3]		VDDQ	VDDQ		RSVD	DDR_RCC MP[2]	DDR_RCC MP[1])	
G F	VCCIO	PEG_RXN [7]	VCCIO	PEG_RXP[VCCIO	PEG_RXP[RSVD	PEG_RXP 13]	VCCPLL_ OC	PEG_RXP[Ye.			DMI_RXN			RSVD	PEG_RCC MP			
E	EG_RXP[6] PEG_RXN [6]		PEG_RXN [8] PEG_RXP[8]	PEG_RXN [9]	PEG_RXN [10] PEG_RXP[10]	PEG_RXN [11]	PEG_RXN [12] PEG_RXP[12]		PEG_RXN [14] PEG_RXP[14]			DMI_RXN [0]	[[1] DMI_RXP[1]	DMI_RXN [2]	DMI_TXP[RSVD_TP	RSVD_TF	RSVD_TF	-	
c		PEG_TXN[7] PEG_TXP[7]		PEG_TXP[9] PEG_TXN[9]		PEG_TXP[11] PEG_TXN[11]	PEG_TXN[PEG_TXP 13] PEG_TXN 13]	Ī.	PEG_TXP 15] [PEG_TXN 15]		O] DMI_TXP[0]	1 25/1	DMI_TXP		DMI_TXN[NCTF	NCTF		01
A P	EG_TXN[6]	71	PEG_TXP[8]	J]	PEG_TXP[10]	11)	DEC TYPE		DEC TYPE			DMI TVN	/gs						und		
		Datack	noot Vo	lume 1 d	of 2						ndefil						76	131			
		Parasi	icci, v0	iaine I (,, <u>c</u>				defil.							ined	Un	131			
16	ined	Unde					<u> </u>	ed ur	10.		ndefil			_6_	nuge	iined					



e,			ndefine			defined				Jefined un
	(i	ntel			define	d undefined	Process	or Ball Info		Je.,
	199		sor Ball List	(Sheet 1	of 41)			g nuge,		
efined u	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
)	AA3	DDR0_DQSN[4] / DDR1_DQSN[0]	"Uge,			DDR0_DQSN[4]	DDR1_DQSN[0]	12013.69	-6295.14	"ined
	AB3	DDR0_DQSP[4] /), ·			DDR0_DQSP[4]	DDR1_DQSP[0]	12013.69	-5558.54	gein
	AK1	DDR1_DQSP[0] DDR0_CKN[1]			7773	O		13314.17	1248.66	
	AK2	DDR0 CKP[1]			7981.			12663.93	1248.66	1
	AM7	DDR1_CKP[1]			9711.			9403.08	2463.55	
	AM8	DDR1_CKN[1]		· Slive			0	8752.84	2463.55	_
ad u	L3	DDR0_DQSN[7] /	4	MUGE		DDR0_DQSN[7]	DDR1_DQSN[5]	12013.69	-13838.9	_
efine	M3	DDR1_DQSN[5] DDR0_DQSP[7] / DDR1_DQSP[5]	iefinos			DDR0_DQSP[7]	DDR1_DQSP[5]	12013.69	-13102.3	-01
	P3	DDR0_DQSN[6] /	nuor			DDR0_DQSN[6]	DDR1_DQSN[4]	12013.69	-11324.3	islines
	R3	DDR1_DQSN[4] DDR0_DQSP[6] / DDR1_DQSP[4]			20.40	DDR0_DQSP[6]	DDR1_DQSP[4]	12013.69	-10587.7	uge.
	U3	DDR0_DQSN[5] /			96411	DDR0_DQSN[5]	DDR1_DQSN[1]	12013.69	-8809.74	_
	V3	DDR1_DQSN[1] DDR0_DQSP[5] / DDR1_DQSP[1]			edun	DDR0_DQSP[5]	DDR1_DQSP[1]	12013.69	-8073.14	_
	A10	VSS VSS		4efill			773	7421.37	-20314.2	
. red	A11	PEG_TXP[14]		4 Ulur			"uger,	6633.97	-20314.2	
46tilli	A12	VSS	sine	<u> </u>			ed m	5846.57	-20314.2	
O.	A13	PEG_TXP[12]	udeili			1011	1	5059.17	-20314.2	ined
	A14	VSS	9000			11/100		4271.77	-20314.2	dein
	A15	PEG_TXP[10]				neo .		3484.37	-20314.2	
	A16	VSS			Yey			2696.97	-20314.2	
	A17	PEG_TXP[8]			4 Ullia			1909.57	-20314.2	
	A18	VSS		الذي	16r			1122.17	-20314.2	
	A19	PEG_TXN[6]		"ye,			aesi a	334.77	-20314.2	_
einec	A20	VSS		9000			unos	-452.63	-20314.2	_
ger.	A21	PEG_TXN[4]	Ni)sz				neo.	-1240.03	-20314.2	
· *	A22	VSS PEG_TXN[2]	, huge			del		-2027.43	-20314.2	define
	A23 A24	VSS	30			aed nue		-2814.83 -3602.23	-20314.2 -20314.2	"luge"
	A25	PEG_TXN[0]				We.		-4389.63	-20314.2	
	A26	VSS VSS			inde			-5177.03	-20314.2	1
	A27	DDI3_AUXP			eg n.			-5964.43	-20314.2	
	A28	VSS		18/				-6751.83	-20314.2	
	A29	EDP_TXP[2]		4 11700			796	-7539.23	-20314.2	
ndefine	A3	NCTFVSS	23.1	160			eg m.	12059.92	-20314.2	
UCI	A30	VSS	"yet					-8529.83	-20314.2	-
	A32	BCLKN	ed un			a unde		-9558.02	-20314.2	indefill.
		ndefil			20	efinec				d undefine
	132	sined un.			od und		Data	isheet, Volu		
	יוט ,	defined undefin			ined und		. 4	fined		
				od una			ind'	O.		
			24	Ver			eg n.			



Table 9-1.

gem		71.	define			defined				Fined un
	Proce	essor Ball Informatio	n		defined	undefined		(int	el)	
ind	efilne Tab	le 9-1. Proces	sor Ball List				ined	Under		
ndefined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	ind
Joseph	A33	EDP_DISP_UTIL	9e,,			i siine		-10345.4	-20314.2	ed
	A34	NCTFVSS				inde		-11145.5	-20314.2	efill.
	A36	VSS						-11958.3	-20314.2	
	A37	VSS			46/1/1			-12739.4	-20314.2	
	A4	NCTFVSS			1100			11343.13	-20314.2	
	A5	DMI_TXN[2]		·veg				10543.03	-20314.2	
011	A6	VSS		46/11/			ille,	9768.33	-20314.2	1
ed or	A8	DMI_TXN[0]	۸ ۱	71,00			"Qe,	8996.17	-20314.2	1
18fin	A9	VSS	inea				9 77.	8208.77	-20314.2	701.
Oc	AA1	DDR0_DQ[39] / DDR1_DQ[7]	iuge _{ill}			DDR0_DQ[39]	DDR1_DQ[7]	13314.17	-6295.14	fined
	AA10	DDR1_DQ[33] / DDR1_DQ[17]			-6	DDR1_DQ[33]	DDR1_DQ[17]	7452.36	-5766.05	ge.
		DDR1_DQ[32] / DDR1_DQ[16]			16/1/1	DDR1_DQ[32]	DDR1_DQ[16]	6802.12	-5766.05	
		VSS			11100			6151.88	-5766.05	1
	AA13	VCC						5501.64	-5766.05	1
	AA14	RSVD		76,11,			27113	4851.4	-5766.05	1
edu		DDR0_DQ[38] /	Δ	nu _o		DDR0_DQ[38]	DDR1_DQ[6]	12663.93	-6295.14	1
18 films		DDR1_DQ[6]	60				9012 (1)			7/1
UOL		VSS	Ye _{il} ,			013		-7411.21	-5898.9	red c
		VSS	Ulli			1096.		-8061.45	-5898.9	46,111
		VCC				900.		-8762.49	-5898.9	NO.
		VCC			717			-9412.73	-5898.9	
		VCC			"UQLO			-10063	-5898.9	
	6.1	VCC			90			-10713.2	-5898.9	
	VA.	VCC		10			440	-11363.5	-5898.9	
691		VCC		Ino			ye,,,	-12013.7	-5898.9	
Silve	AA37	VCC		3.			A Ullia	-12663.9	-5898.9	
indefined i		VCC	define			27.5		-13314.2	-5898.9	ad v
<i>P</i> .		DDR0_DQ[34] / DDR1_DQ[2]	nuc			DDR0_DQ[34]	DDR1_DQ[2]	11363.45	-6295.14	ndefined u
		DDR0_DQ[35] / DDR1_DQ[3]			ei)	DDR0_DQ[35]	DDR1_DQ[3]	10713.21	-6295.14	
		VDDQ			"uge,	DDB1 D0[36]	DDB1 D0[30]	10062.97	-6345.94	
	1	DDR1_DQ[36] / DDR1_DQ[20] DDR1_DQ[37] /		27.5	eda	DDR1_DQ[36] DDR1_DQ[37]	DDR1_DQ[20] DDR1_DQ[21]	9403.08 8752.84	-5766.05 -5766.05	_
A		DDR1_DQ[21]		"Indefil"			130			_
undefined		DDR1_DQSP[4] / DDR1_DQSP[2]		ig n.			DDR1_DQSP[2]		-5766.05	4
nuor		DDR0_DQ[32] / DDR1_DQ[0]	indefill.			DDR0_DQ[32]	DDR1_DQ[0]	13314.17	-5558.54	eined '
,	AB2	DDR0_DQ[33] / DDR1_DQ[1]	9 0.		ned undef	DDR0_DQ[33]	DDR1_DQ[1]	12063.93	-5558.54 133	nuqe,,
	Datas	sheet, Volume 1 of 2			indef				definec	
	Datas	oneet, volume I UI Z			ued r			ed un	133	
	NUC						10	In		
.efined				eq m.			ed unos			



		.,	ndefine			define				defined un
	ſi	ntel				dundefine	Process	sor Ball Info		ger
		4 111			inger.			defi	IUC	
	1991							d une		
, 11	Tab	le 9-1. Process	sor Ball List	(Sheet 3	of 41)	1	ine sine	,		7
	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	۵ ن
	AB29	VCC	uge.			16/11/		-7411.21	-5111.5	eineo.
	AB30	VCC	0.			und		-8061.45	-5111.5	ge,
	AB31	VCC			0	e, ^O		-8762.49	-5111.5	
	AB32	VCC			9e,,,			-9412.73	-5111.5	
	AB33	VSS			1 Ulli			-10063	-5111.5	
	AB34	VSS		eine			,	-10713.2	-5111.5	
4.1	AB35	VCC		ye,			nije	-11363.5	-5111.5	
	AB36	VCC		n,			inois	-12013.7	-5111.5	
SII.	AB37	VCC	sine.				69	-12663.9	-5111.5	٠ ٨ '
	AB38	VCC	"uge.			46/11		-13314.2	-5111.5	einen.
	AB4	DDR0_DQ[37] / DDR1_DQ[5]				DDR0_DQ[37]	DDR1_DQ[5]	11363.45	-5558.54	ndei
	AB5	DDR0_DQ[36] / DDR1_DQ[4]			iefi'	DDR0_DQ[36]	DDR1_DQ[4]	10713.21	-5558.54	
	AB6	VSS			Inge			10062.97	-5507.74	
	AC1	VSS			eg.			13314.17	-4669.54	
	AC10	DDR1_DQ[35] / DDR1_DQ[19]		4elin		DDR1_DQ[35]	DDR1_DQ[19]	7452.36	-4851.65	
	AC11	DDR1_DQ[34] / DDR1_DQ[18]		d unc		DDR1_DQ[34]	DDR1_DQ[18]	6802.12	-4851.65	1
e,,	AC12	VSS	Sine	1	+	d 4	CO.	6151.88	-4851.65	۸
	AC13	VCC	11000		+	76/		5501.64	-4851.65	sinec
	AC14	VCC	2			7 1100		4851.4	-4851.65	"uger.
	AC2	VSS			43	Vec		12663.93	-4669.54	*
	AC29	VCC			290			-7411.21	-4324.1	
	AC3	VSS			-9011			12013.69	-4669.54	
	AC30	VCC		.617	le.			-8061.45	-4324.1	+
	AC31	VCC		"Vge,			461	-8762.49	-4324.1	+
	AC32	VCC		9 77.	+		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	-9412.73	-4324.1	
defined	AC33	VCC	Aefin'	O .	+		ned .	-10063	-4324.1	
	AC34	VCC	"luge.		+	76	17.	-10713.2	-4324.1	indefine
	AC35	VCC	90.			4 1100		-11363.5	-4324.1	"de,
	AC36	VCC				aneo.		-12013.7	-4324.1	0,,,
	AC37	VSS			~96			-12663.9	-4324.1	
	AC38	VSS			9000			-13314.2	-4324.1	
	AC4	VSS		- K	VU6.			11363.45	-4669.54	
	AC5	VSS		1960			10	10713.21	-4669.54	
	AC6	VSS		eq III.	+		. ,,,,,,,,,	10062.97	-4669.54	
9611.	AC7	DDR1_DQ[39] /	172		+	DDR1_DQ[39]	DDR1_DQ[23]	9403.08	-4851.65	
idefine		DDR1_DQ[23]	"Wge,			10		0752.04	-4851.65	17/13
	AC8	DDR1_DQ[38] / DDR1_DQ[22]	ed			DDR1_DQ[38]	DDR1_DQ[22]	8752.84	-4631.65	"luge,
		DDR1_DQ[22]			ined und	efines				d undefin
	134	ed ur			" nuo		Data	asheet, Volu		
		define							77.	
	AUT			inde	· ·			efined v		
				ed m.			· ·IIIO			



Serv			define			defined				fined un
	Proc	essor Ball Informatio	on		fined	undefined		(int	el)	S.,
		4 Unc			"uge,			10,111		
	SUL			69,			_	NU		
	Tab	le 9-1. Proces	sor Ball List	t (Sheet 4	of 41)					
Jefined uni	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	und
	AC9	DDR1_DQSN[4] / DDR1_DQSN[2]	ge,			DDR1_DQSN[4]	DDR1_DQSN[2]	8102.6	-4851.65	aned a
	AD1	DDR0_CAS#/ DDR0_CAB[1]/ DDR0_MA[15]	DDR0_CAS#	DDR0_CAB[1]	DDR0_MA[15]	Unoc		13314.17	-3780.54	Sill
	AD10	VSS			46,111			7452.36	-3937.25	
	AD11	VSS		A	Oly			6802.12	-3937.25	_
	AD12	VSS		ei Neu			30	6151.88	-3937.25	_
710	AD13	VCC		vqe,,			i sine	5501.64	-3937.25	1
	AD14	VCC	- 7				inde	4851.4	-3937.25	1
	AD2	DDR0_CS#[2]	sineu.			_0.	7.	12663.93	-3780.54	4 UN
	AD29	VSS	uge,			10/1/10		-7411.21	-3536.7	eineo.
	AD3	DDR0_ODT[0]	1			11100		12013.69	-3780.54	Jeill.
	AD30	VSS				3		-8061.45	-3536.7	
	AD31	VCC			76/1/1			-8762.49	-3536.7	
	AD32	VCC			Uno			-9412.73	-3536.7	
	AD33	VCC		00				-10063	-3536.7	
	AD34	VCC		46/11.			3717	-10713.2	-3536.7	-
	AD35	VCC	4	nuo			10961	-11363.5	-3536.7	4
	AD36	VCC	ine ⁰				9011	-12013.7	-3536.7	111
	AD37	VCC	96/11.			nin'		-12663.9	-3536.7	- cd
	AD37	VCC	nu.			inge.		-13314.2	-3536.7	46,111
		DDR0_ODT[3]				900.		11363.45	-3780.54	
	AD5	DDR0_CS#[0]			i ein			10713.21	-3780.54	_
		VSS			"uge,			10713.21	2 / 1	_
	AD3				900				-3831.34	_
	AD7	VSS		40////			773	9403.08	-3937.25	_
ad.	AD8	VSS		no			gell.	8752.84	-3937.25	_
ued,	AD9	VSS		0, "			- duling	8102.6	-3937.25	
	AE1	DDR0_ODT[2]	Ye,			***	S	13314.17	-3043.94	601
		DDR1_CS#[3]	nu.			"gen		7452.36	-3022.85	defined "
	AE11	DDR1_ODT[3]) ·			9 01.		6802.12	-3022.85	hos
	AE12	VDDQ			132	10		6151.88	-3022.85	
	AE13	VCC			uge,			5501.64	-3022.85	_
	AE14	VCC			eg ni.			4851.4	-3022.85	_
	AE2	DDR0_CS#[1]		lite			24.1	12663.93	-3043.94	_
6-	AE29	RSVD		"uge			46/1	-7411.21	-2749.3	
fined	AE3	DDR0_MA[13] / DDR0_CAB[0] / DDR0_MA[13]	DDR0_MA[13]	DDR0_CAB[0]	DDR0_MA[13]	4.5	ved nuc	12013.69	-3043.94	6
	AE30	VCC	ino			Yell		-8061.45	-2749.3	sine
, efine	Datas	VCC sheet, Volume 1 of 2	<u> </u>	Jeff	ned undef	ned u.		-8762.49	135	Jug
				4 Une			"Uge			
ight							y un.			



Tab	ntel				11/10				Jefined u
Tab	IS THE			i stine	Jundefined	Process	or Ball Info		
Tab				nuge.			adefi		
Ball #	la O 1 Drasas						9 nii.		
	le 9-1. Process	sor Ball List	(Sneet 5 C)T 41)		!e!ine	1	T	7
	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	. 13
AE32	VCC	"Ugejj			1efine		-9412.73	-2749.3	aned a
AE33	VSS	O			, Uno.		-10063	-2749.3	gein.
AE34	VSS			08	0		-10713.2	-2749.3	
AE35	VCC			4eill.			-11363.5	-2749.3	
AE36	VCC			A UITTO			-12013.7	-2749.3	
AE37	VCC		"ine	0.			-12663.9	-2749.3	
AE38	VCC		ger			i ofin	-13314.2	-2749.3	
AE4	DDR0_ODT[1]		n.			inge	11363.45	-3043.94	
AE5	DDR0_CS#[3]	eine.				59.0	10713.21	-3043.94	4
AE6	VSS	"uger,			16. jill		10062.97	-2993.14	"ineo
AE7	DDR1_CS#[1]	O.			INOS		9403.08	-3022.85	'Yelli'
AE8	DDR1_ODT[1]				eq		8752.84	-3022.85	
AE9	DDR1_ODT[2]			Aejii			8102.6	-3022.85	
AF1	VSS			1 11100			13314.17	-2154.94	
AF10	DDR1_CS#[2]		.:.0	30.			7452.36	-2108.45	
AF11	DDR1_CS#[0]		detti			-617	6802.12	-2108.45	1
AF12	VSS		4 010			"uge,	6151.88	-2108.45	1
AF13	VSS	cine	9			69 0.	5501.64	-2108.45	
AF14	VSS	"yesy.			ii)	10	4851.4	-2108.45	- ned
AF2	VSS	9 01,			"IUGIS		12663.93	-2154.94	Yelli.
AF29	VccGTx				ed		-7411.21	-1961.9	Jun .
AF3	VSS			16/1	,,-		12013.69	-2154.94	1
AF30	VccGTx			INITION			-8061.45	-1961.9	1
AF31	VccGTx		.0 d	ed			-8762.49	-1961.9	1
AF32	VccGTx		Yeth	*		S.	-9412.73	-1961.9	1
AF33	VccGTx		4 nur			"UQE	-10063	-1961.9	1
AF34	VccGTx	27/2	So			9,711.	-10713.2	-1961.9	1
AF33 AF34 AF35	VCC	oge,,,				U	-11363.5	-1961.9	- ~2
AF36	VCC	7000			"Inge.		-12013.7	-1961.9	.ndefine
AF37	VCC				veg m.		-12663.9	-1961.9	una
AF38	VCC			.0	100		-13314.2	-1961.9	
AF4	VSS			''luge			11363.45	-2154.94	1
AF5	VDDQ			veg .			10713.21	-2154.94	1
AF6	VDDQ		76/				10062.97	-2154.94	1
AF7	DDR1_ODT[0]		, unos			~9e	9403.08	-2108.45	-
AF8	DDR1_CAS#/	DDR1_CAS#	DDR1_CAB[1]	DDR1_MA[15]		-4411-	8752.84		-
0.0	DDD1 CAD[1]/					ines			
AF8		ed unc		l	, unde		1		- ndefin
	DDR1_MA[15]			\ 0	ined unde				d undefin
136	ced III.			4 nuge		Data	isheet, Volu		
	define						afined u	7.	
74.						. 4	Sine		
red to			4 nuc						



Table 9-1.

gen		110	define			undefined				stined un
	Proc	essor Ball Informatio	on		stined.	nuc		(int	el)	Z
		4 Unc			"uger,			Je fill		
				691				UN		
, nd	Tab	le 9-1. Proces	sor Ball List	(Sheet 6	of 41)					
refined un	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	indi
loc	AF9	DDR1_MA[13] / DDR1_CAB[0] / DDR1_MA[13]	DDR1_MA[13]	DDR1_CAB[0]	DDR1_MA[13]	indefine		8102.6	-2108.45	efined t
	AG1	DDR0_CKP[0]			Ó			13314.17	-1265.94	
	AG10	VSS			16/11/1			7452.36	-1194.05	1
	AG11	VSS			11000			6802.12	-1194.05	1
	AG12	VCCIO		· ved	V			6151.88	-1194.05	
	AG13	VccGTx		46/11/1			eine'	5501.64	-1194.05	-
ed u.	AG14	VccGTx	. 1	11.0			odel.	4851.4	-1194.05	┪.
Stine	AG2	DDR0_CKN[0]	:: Neo				W.	12663.93	-1265.94	100
	AG29	VSS	76///			"ille"	V*	-7411.21	-1174.5	ed or
	AG3	DDR0_PAR				"Uge,		12013.69	-1265.94	efine
	AG30	VSS				9/1/1		-8061.45	-1174.5	1
	AG31	VccGTx			Sine			-8762.49	-1174.5	-
	AG32	VccGTx			11/96			-9412.73	-1174.5	-
	AG33	VccGTx		- 01).			-10063	-1174.5	-
	AG34	VccGTx		ielino.			.:.0	-10713.2	-1174.5	-
9 11	AG35	VccGTx		1100			deilli	-11363.5	-1174.5	-
Silver	AG36	VccGTx	690				4 4100	-12013.7	-1174.5	
"uge,	AG37	VCC_SENSE	78,111,2			2013	.0	-12663.9	-1174.5	ed n.
	AG38	VSS_SENSE	11000			oleji.		-13314.2	-1174.5	Silve
	AG4	DDR0_WE#/	DDR0_WE#	DDRO CAB[2]	DDR0_MA[14]	Julia		11363.45	-1265 94	de
	AG5	DDR0_CAB[2]/ DDR0_MA[14]	DDRO_WE	- DDNO_CAB[2]	DBRO_FIA[14]	3		10713.21	-1265.94	
	AG6	VSS			9/1/1/			10062.97	-1316.74	-
	AG7	VSS		nine.				9403.08	-1194.05	_
	AG8	VSS		ingelli.			76/1/	8752.84	-1194.05	_
undefined i	AG9	VDDQ		70,			1 01000	8102.6	-1194.05	-
ogel.		DDR0_BA[1] /	DDR0_BA[1]	DDR0_CAB[6]	DDD0 BA[1]	25.5	e _Q	13314.17	-529.34	70
OII.		DDR0_CAB[6]/ DDR0_BA[1]	nuo.			undefil				adefined u
	AH10	DDR1_RAS# / DDR1_CAB[3]/ DDR1_MA[16]	DDR1_RAS#		DDR1_MA[16]	'eq		7452.36	-279.65	
	AH11	DDR1_WE#/ DDR1_CAB[2]/ DDR1_MA[14]	DDR1_WE#	DDR1_CAB[2]	DDR1_MA[14]			6802.12	-279.65	
	AH12	VSS		46/11			es.	6151.88	-279.65	
6	AH13	VccGTx		, uno			ger	5501.64	-279.65	
efine	AH14	VccGTx		,O			-9 ni.	4851.4	-279.65	
d undefined	AH2	DDR0_MA[10] / DDR0_CAB[7]/ DDR0_MA[10]	DDR0_MA[10]		DDR0_MA[10]	ndefi	76.	12663.93	-529.34	Lefined !
		adefine	30		ned undefi	ined u.			red	undefined
	Dete:	shoot Valuma 1 = 52			"luge,				127	
	Datas	sheet, Volume 1 of 2						1 UL	13/	
		S,			U		A.			
1efiner	ni.			INOE						
-fille,							4 num			
76//			245				29			



		Indein			indefine				refined
(ii	ntel			defined	y ni.	Process	or Ball Info		
OF IT	A 0.		. sed	Uno			4 nuger		
Tabl	e 9-1. Proces	sor Ball List	t (Sheet 7 c	of 41)		#Ine	<u> </u>		-
sall #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
H29	VccGTx	"uge,			46/11/10		-7411.21	-387.1	eine.
	DDR0_MA[0] / DDR0_CAB[9]/ DDR0_MA[0]	DDR0_MA[0]	DDR0_CAB[9]	DDR0_MA[0]	duna		12013.69	-529.34	deili
H30	VccGTx			46/11/			-8061.45	-387.1	
H31	VccGTx			uno			-8762.49	-387.1	
H32	VccGTx		::00	0.			-9412.73	-387.1	
H33	VSS		Yelli			1013	-10063	-387.1	
H34	VSS	د	Un			"Uqe,	-10713.2	-387.1	
H35	VSSGTx_SENSE	cine.				900	-11363.5	-387.1	
H36	VCCGTx_SENSE	de			i giin		-12013.7	-387.1	0
H37	VSSGT_SENSE	O.			11000		-12663.9	-387.1	46 _{lll}
H38	VCCGT_SENSE				eq n		-13314.2	-387.1	1
	DDR0_RAS# / DDR0_CAB[3]/ DDR0_MA[16]	DDR0_RAS#	DDR0_CAB[3]	DDR0_MA[16]			11363.45	-529.34	
H5	DDR0_BA[0] / DDR0_CAB[4]/	DDR0_BA[0]	DDR0_CAB[4]	DDR0_BA[0]			10713.21	-529.34	1
	VSS		11196			78,11	10062.97	-478.54	+
	DDR1_MA[10] / DDR1_CAB[7]/ DDR1_MA[10]	DDR1_MA[10]	DDR1_CAB[7]	DDR1_MA[10]	2/3	ied und	9403.08	-279.65	_
H8	DDR1_BA[0] / DDR1_CAB[4]/	DDR1_BA[0]	DDR1_CAB[4]	DDR1_BA[0]	4 nuger		8752.84	-279.65	ndefin
H9	DDR1_BA[1]/ DDR1_CAB[6]/	DDR1_BA[1]	DDR1_CAB[6]	DDR1_BA[1]	Vec		8102.6	-279.65	
	VSS			9,711,			13314.17	359.66	-
J10	DDR1_CLKP[3]		113	8			7452.36	634.75	-
J11	DDR1_CLKN[3]		"uge,			461	6802.12	634.75	-
J12	VDDQ		50, 77,			, uno	6151.88	634.75	1
J13	VccGTx	niio.				neo -	5501.64	634.75	.ndefi
J14	VccGTx	11/100			464		4851.4	634.75	-41
J2	VSS	30			Auro		12663.93	359.66	"uge,
J29	VCCGT			ć	"Uer,		-7411.21	400.3	O.
J3	VSS			~9e)	₩		12013.69	359.66	1
J30	VCCGT			9 111.			-8061.45	400.3	1
J31	VCCGT		- 6	US			-8762.49	400.3	1
.0	VCCGT		"uge,			76	-9412.73	400.3	1
J33	VCCGT		eg n.			, uno	-10063	100.0	1
	VCCGT	4811	10			"ved	-10713.2	400.3	d unde
	VCCGT			fined unde	76	177	-11363.5	400.3	
	Tabl all # 129 13 130 131 132 133 134 135 136 137 138 14 15 16 17 18 19 1 10 11 12 13 14 12 29 13 130 131 132 133	Ball Name	Ball # Ball Name DDR3 129 VccGTx	Ball Name	Ball Name	Ball Name	Table 9-1. Processor Ball List (Sheet 7 of 41)	Table 9-1. Processor Ball List (Sheef 7 of 41)	Table 9-1. Processor Ball List (Sheet 7 of 41) Interleaved (IL) Interleaved (IL) Interleaved (IL) PIN_X (um) PIN_X (um) PIN_X (um)



e 9-1. Process Ball Name	n sor Ball List		of 41)	undefined.	Non-	int	el	ined u
Ball Name		(Sheet 8 c	of 41)		stined	unein		1
Ball Name		(Sheet 8 c	of 41)		stined	nue		1
Ball Name		(Sheet 8 c	of 41)		Mon		T	1
Ball Name		Ugo		Tutoulogued	Non-			7
/CCGT	DDR3	LPDDR3	DDD4	Taskendaensed				
			DDR4	Interleaved (IL)	interleaved (NIL)	PIN_X (um)	PIN_Y (um)	dund
'SS	190			Jefill.		-12013.7	400.3	eiu _{er}
20				nu.		-12663.9	400.3	S,,
/SS			· vec	•		-13314.2	400.3	
/SS			4elli.			11363.45	359.66	
/SS			nue			10713.21	359.66	
/SS		eineo			a di	10062.97	359.66	
DDR1_PAR		9611			Fills	9403.08	634.75	
RSVD	۸'	71.			"UQR,	8752.84	634.75	1
DDR1_MA[0] / DDR1_CAB[9]/ DDR1_MA[0]	DDR1_MA[0]	DDR1_CAB[9]	DDR1_MA[0]	efine		8102.6	634.75	ined un
/SS				11000		-7411.21	1187.7	eill
DDR0_CLKN[2]			_0.	9.		12013.69	1248.66	
/SS			10:fine			-8061.45	1187.7	1
/CCGT			1100			-8762.49	1187.7	-
/CCGT		-00				-9412.73	1187.7	1
/CCGT		16/11/10			:: ne	-10063	1187.7	-
		1100			- Jeill		1187.7	
	690				7 000			-
	18,111			Sine	io.			eg m
	Ut _O O			9611.				Silve
0				Julia				19e.
			200	30.			A G	-
DDR1_MA[2] / DDR1_CAB[5]/	DDR1_MA[2]	DDR1_CAB[5]	DDR1_MA[2]			10713.21	1248.66	_
DDR1_MA[1] / DDR1_CAB[8]/	DDR1_MA[1]	DDR1_CAB[8]	DDR1_MA[1]		defin	10062.97	1197.86	
DDR0_CLKN[3]	6	<u> </u>			d ull	13314.17	1985.26	
/SS	46,111			27.5	9	7452.36	1549.15	691
/DDQ	NUC			"UQGI"		6802.12	1549.15	defined
/SS				29 71.		6151.88	1549.15	has
/CCGT			113.			5501.64	1549.15	1
/SS			"uge,			4851.4	1549.15	-
0,			2Q ///.			12663.93	1985.26	-
*		7/72	0			-0		1
		"uge,			76//	,		-
/CCGT		90.			1 11/0-	-8061.45	1075 1	-
	1019				200 J	-8762.49	1975.1	undefined
/CCGT	46,,							E 10
	DDR1_PAR SVD DDR1_MA[0] / DDR1_CAB[9]/ DDR1_MA[0] SS DDR0_CLKN[2] SS CCGT CCCGT CCGT CCCGT CCCCGT CCCGT CCCGT CCCGT CCCGT CCCGT CCCGT CCCGT CCCGT CCCCGT CCCGT CCCCGT CCCGT CCCGT CCCGT CCCCGT CCCCGT CCCCGT CCCCGT CCCCGT CCCCGT CCCCGT CCCCG	DDR1_PAR SVD DDR1_MA[0] / DDR1_MA[0] / DDR1_MA[0] SS DDR0_CLKN[2] SS CCGT CCCGT CCGT CCCGT CCCCGT CCCGT CCCGT CCC	DDR1_PAR SSVD DDR1_MA[0] / DDR1_MA[0] DDR1_CAB[9] DDR1_CAB[9] / DDR1_MA[0] SS DDR0_CLKN[2] SS CCGT CCCGT CCCGT CCCGT CCCGT CCCGT CCGT CCCGT CCCCGT CCCGT CCCGT CCCGT CCCGT CCCGT CCCCGT CCCGT C	DDR1_PAR SVD DDR1_MA[0] / DDR1_MA[0] DDR1_CAB[9] DDR1_MA[0] SS DDR0_CLKN[2]	DDR1_PAR DDR1_MA[0] DDR1_CAB[9] DDR1_MA[0] DDR1_CAB[9] DDR1_MA[0] DDR1_MA[1] DDR	DDR1_PAR SVD DDR1_MA[0] DDR1_CAB[9] DDR1_MA[0] DDR1_CAB[9] DDR1_MA[0] DDR1_CAB[9] DDR1_MA[0] DDR1_CAB[1] DDR1_MA[1] DDR1_MA[April Apri	DR1_PAR 9403.08 634.75



	. 41	indefine			adefined				defined u
(i	ntel) ed v			ie fine	undefined	Process	or Ball Info		
	ed Olli			Unde			indefi		
119		sor Ball List					9 01.		
Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
AL33	VSS	deilli			iefine		-10063	1975.1	"ned"
AL34	VSS	0.			· IIIO		-10713.2	1975.1	Jeill.
AL35	VCCGT			08	O		-11363.5	1975.1	
AL36	VCCGT			Yellin			-12013.7	1975.1	
AL37	VCCGT			1 nu			-12663.9	1975.1	
AL38	VCCGT		eine	0			-13314.2	1975.1	1
AL4	VSS		gein			7113	11363.45	1985.26	7
AL5	DDR1_MA[3]	د	Un			"UQE,	10713.21	1985.26	1
AL6	DDR1_MA[4]	eine,				900	10062.97	2036.06	
AL7	VSS	"gezz			ie film	<u></u>	9403.08	1549.15	ined
AL8	VSS	O.			inde		8752.84	1549.15	Yelli.
AL9	VSS			_	ed		8102.6	1549.15	
AM1	VSS			10/1/0			13314.17	2874.26	1
AM10	DDR1_CLKN[2]			11/10			7452.36	2463.55	1
AM11	DDR1_CLKP[2]			69.			6802.12	2463.55	1
AM12	VSS		46/11/			112	6151.88	2463.55	1
AM13	VCCGT		1 1111C			"Joell	5501.64	2463.55	1
AM14	VCCGT	ine	9	1		9 111.	4851.4	2463.55	1
AM2	VSS	"Yeilli			1132		12663.93	2874.26	-0
AM29	VCCGT	1 0,00			inge,		-7411.21	2762.5	4efills
AM3	VSS	<i></i>			60 11.		12013.69	2874.26	Julos
AM30	VCCGT			i Air	Vo.		-8061.45	2762.5	Ť
AM31	VCCGT			"IUGE.			-8762.49	2762.5	-
AM32	VCCGT			69 11.			-9412.73	2762.5	-
AM33	VCCGT		1011			_ ^ L	-10063	2762.5	-
177,	VCCGT		. 11700			dell	-10713.2	2762.5	-
AM34 AM35 AM36	VCCGT		69			4000	-11363.5	2762.5	-
AM36	VCCGT	Jein,	•		e e	uen.	-12013.7	2762.5	-
AM37	VSS	1 1100,			Inder	» ·	-12663.9	2762.5	indefin
AM38	VSS	90					-13314.2	2762.5	"lugie"
AM4	VSS			10	neo		11363.45	2874.26	- C
AM5	VSS			1496	h *		10713.21	2874.26	4
AM6	DDR1_MA[5] / DDR1_CAA[0] / DDR1_MA[5]	DDR1_MA[5]	DDR1_CAA[0]	DDR1_MA[5]			10713.21	2874.26	-
AM9	DDR1_MA[5] DDR1_CKP[0]		11000			76	8102.6	2463.55	1
AN1	DDR0_MA[7] /	DDR0_MA[7]				lived nur	13314.17		
140	DDR0_MA[7]	led nur		ined unde	ined unde	Data	asheet, Volu		d undefir
nu,						A 4	efined u		
			4 Ullia			1001	0		



Table 9-1.

B: An	Tabl Ball # N10 N11 N12 N13 N14 N2 N30 N31 N31 N32 N33	Ball Name DDR1_MA[7] / DDR1_CAA[4] / DDR1_MA[7] DDR1_MA[11] / DDR1_CAA[7] / DDR1_MA[11] / DDR1_MA[11] VSS VCCGT VCCGT VCCGT DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11] VSS DDR0_MA[8] / VSS VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT	DDR1_MA[11]		DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um) 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	PIN_Y (um) 3377.95 3377.95 3377.95 3377.95 3377.95 3763.26 3549.9 3549.9	Fined un
1A 1	N10 N11 N12 N13 N14 N2 N30 N31 N31 N32 N33	DDR1_MA[7] / DDR1_MA[7] / DDR1_CAA[4] / DDR1_MA[7] DDR1_MA[11] / DDR1_MA[11] / DDR1_MA[11] VSS	DDR3 DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	DDR1_CAA[7] DDR0_CAA[7]	DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	Interleaved	Non- interleaved	PIN_X (um) 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69	PIN_Y (um) 3377.95 3377.95 3377.95 3377.95 3377.95 3763.26 3549.9 3763.26	efined un
1A 1	N10 N11 N12 N13 N14 N2 N30 N31 N31 N32 N33	DDR1_MA[7] / DDR1_MA[7] / DDR1_CAA[4] / DDR1_MA[7] DDR1_MA[11] / DDR1_MA[11] / DDR1_MA[11] VSS	DDR3 DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	DDR1_CAA[7] DDR0_CAA[7]	DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	Interleaved	interleaved	(um) 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69	(um) 3377.95 3377.95 3377.95 3377.95 3377.95 3763.26 3549.9 3763.26	efined un
1A 1	N10 N11 N12 N13 N14 N2 N30 N31 N31 N32 N33	DDR1_MA[7] / DDR1_MA[7] / DDR1_CAA[4] / DDR1_MA[7] DDR1_MA[11] / DDR1_MA[11] / DDR1_MA[11] VSS	DDR3 DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	LPDDR3 DDR1_CAA[4] DDR1_CAA[7] DDR0_CAA[7]	DDR4 DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]		interleaved	(um) 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69	(um) 3377.95 3377.95 3377.95 3377.95 3377.95 3763.26 3549.9 3763.26	efined un
1A 1	.N10 .N11 .N12 .N13 .N14 .N2 .N30 .N31 .N32 .N33	DDR1_MA[7] / DDR1_MA[7] / DDR1_CAA[4] / DDR1_MA[7] DDR1_MA[11] / DDR1_MA[11] / DDR1_MA[11] VSS	DDR3 DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	LPDDR3 DDR1_CAA[4] DDR1_CAA[7] DDR0_CAA[7]	DDR4 DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]		interleaved	(um) 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69	(um) 3377.95 3377.95 3377.95 3377.95 3377.95 3763.26 3549.9 3763.26	efined un
1A 1	.N10 .N11 .N12 .N13 .N14 .N2 .N30 .N31 .N32 .N33	DDR1_MA[7] / DDR1_CAA[4] / DDR1_CAA[4] / DDR1_MA[7] DDR1_MA[11] / DDR1_CAA[7] / DDR1_MA[11] VSS VCCGT VCCGT DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11] VSS DDR0_MA[8] / DDR0_CAA[8] / DDR0_MA[8] VSS VCCGT VCCGT	DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]	DDR1_CAA[7] DDR1_CAA[7] DDR0_CAA[7]	DDR1_MA[7] DDR1_MA[11] DDR0_MA[11]		interleaved	(um) 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69	(um) 3377.95 3377.95 3377.95 3377.95 3377.95 3763.26 3549.9 3763.26	efined un
1A 1A 1A 1A 1A 1A 1A 1A 1A 1A	.N11 .N12 .N13 .N14 .N2 .N30 .N31 .N32 .N33	DDR1_CAA[4] / DDR1_MA[7] DDR1_MA[7] / DDR1_MA[11] / DDR1_CAA[7] / DDR1_MA[11] / VSS VCCGT VCCGT DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11] / VSS DDR0_MA[8] / DDR0_CAA[8] / DDR0_MA[8] / VSS VCCGT VCCGT	DDR1_MA[11] DDR0_MA[11]	DDR1_CAA[7] DDR0_CAA[7]	DDR1_MA[11] DDR0_MA[11]	Jundefine d	undefine	6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69	3377.95 3377.95 3377.95 3377.95 3763.26 3549.9 3763.26	efined ur
AA AA AA AA AA AA AA AA AA AA	N12 N13 N14 N2 N29 N3 N30 N31 N32 N33	DDR1_CAA[7] / DDR1_MA[11] VSS VCCGT VCCGT DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11] VSS DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8] VSS VCCGT VCCGT	DDR0_MA[11]	DDR0_CAA[7]	DDR0_MA[11]	3 undefine	undetine	6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69	3377.95 3377.95 3377.95 3763.26 3549.9 3763.26	efined ur
1A 1A 1A 1A 1A 1A 1A 1A 1A	N13 N14 N2 N29 N3 N30 N31 N32 N33	VCCGT VCCGT DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11] VSS DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8] VSS VCCGT	adefined			d undefined	Indefine	5501.64 4851.4 12663.93 -7411.21 12013.69	3377.95 3377.95 3763.26 3549.9 3763.26	efined ur
1A 1A 1A 1A 1A 1A 1A 1A 1A	.N14 .N2 .N29 .N3 .N30 .N31 .N32	VCCGT DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11] VSS DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8] VSS VCCGT	adefined			d undefine	Indefine	4851.4 12663.93 -7411.21 12013.69	3377.95 3763.26 3549.9 3763.26	efined ur
1A 1A 1A 1A 1A 1A 1A	.N29 .N3 .N30 .N31 .N32	DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11] VSS DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8] VSS VCCGT	adefined			d undefine	Indefine	12663.93 -7411.21 12013.69	3763.26 3549.9 3763.26	efined ur
AA AA AA AA AA	.N29 .N3 .N30 .N31 .N32	DDRO_CAĀ[7] / DDRO_MA[11] VSS DDRO_MA[8] / DDRO_CAA[3] / DDRO_MA[8] VSS VCCGT	adefined			J undefined	Index	-7411.21 12013.69	3549.9 3763.26	efined ur
1A 1A 1A 1A 1A 1A	.N30 .N31 .N32	DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8] VSS VCCGT	DDR0_MA[8]	DDR0_CAA[3]	DDR0_MA[8]	J undefine		12013.69	3763.26	lefined L
AN AN AN AN AN	.N30 .N31 .N32 .N33	DDR0_CAA[3] / DDR0_MA[8] VSS VCCGT	DDR0_MA[8]	DDR0_CAA[3]	DDR0_MA[8]	9 nuger			, un	Jefins
1A 1A 1A 1A	N31 N32 N33	VCCGT VCCGT			ndefine			-8061.45	3549.9	_
1A 1A 1A	N32 N33	VCCGT			1000					i
AA AA AA	N33							-8762.49	3549.9	
An An		VCCGT		0	, , ,			-9412.73	3549.9	
Aefines An	N34			i dino			08	-10063	3549.9	
Aefines An		VCCGT		1496			46/11/	-10713.2	3549.9	
76,.		VCCGT	60	0.			' NUC.	-11363.5	3549.9	
		VCCGT	ighino			::08	0	-12013.7	3549.9	- 10
ΔΝ		VCCGT	"LOP			46/11.		-12663.9	3549.9	*!Uec.
		VCCGT	0.			1 400		-13314.2	3549.9	ger.
		DDR0_MA[2] /	DDD0 MAI31	DDD0 CAREE	DDD0 MAI31	30		11363.45	1 U	
		DDR0_CAB[5]/ DDR0_MA[2]	DDR0_MA[2]	DDR0_CAB[5]	DDRU_MA[2]			- 46	3763.26	
	- 3	VSS			,O			10713.21	3763.26	
	10.	VSS		46,111			217	10062.97	3712.46	
An An		DDR1_MA[6] / DDR1_CAA[2] / DDR1_MA[6]	DDR1_MA[6]	DDR1_CAA[2]	DDR1_MA[6]		4 nuger,	9403.08	3377.95	
An		DDR1_MA[8] / DDR1_CAA[3] / DDR1_MA[8]	DDR1_MA[8]	DDR1_CAA[3]	DDR1_MA[8]	adefil	800	8752.84	3377.95	adefined.
AN		DDR1_CKN[0]	<u> </u>			900		8102.6	3377.95	NOS
AF	ιP1	DDR0_MA[5] / DDR0_CAA[0] / DDR0_MA[5]	DDR0_MA[5]	DDR0_CAA[0]	DDR0_MA[5]			13314.17	4499.86	
AF	P10	VSS			eg n.			7452.36	4292.35	
AF	P11	VSS		7130				6802.12	4292.35	
AF	P12	VSS		"uge,			101	6151.88	4292.35	
AF	P13	VCCGT		9 00			' nuo	5501.64	4292.35	
AF	P14	VCCGT	46/11/1			.d. d	veg.	4851.4	4292.35	۸ .
AF	P2	DDR0_MA[4]	"Uge.			464	*	12663.93	4499.86	sine!
AF	P29	VCCGT	0					-7411.21	4337.3	"ye,
fined '		heet, Volume 1 of 2		indefi	ned under	ines.	AG	ined un	defined 141	·
				eg n.			, nuce			



Table	e 9-1. Process	sor Ball List		undefiner	Jul.	Process	or Pall Info	ormation	Jefined u
Table	e 9-1. Process						OI BAII IIIIO	Wee	
	Ball Name	1	(Sheet 11			ine	d nude		
	· -	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
1	DDR0_MA[6] / DDR0_CAA[2] / DDR0_MA[6]	DDR0_MA[6]	DDR0_CAA[2]	DDR0_MA[6]	indefine		12013.69	4499.86	refined .
230	VCCGT			- 6	Ö		-8061.45	4337.3	40.
۲31	VCCGT			18/1/A			-8762.49	4337.3	1
232	VCCGT			11000			-9412.73	4337.3	-
233	VSS		-0). O.			-10063	4337.3	-
234	VSS		i chino			200	-10713.2	4337.3	-
			1000			deill			-
			<u> </u>			7 1100			-
		76/1/2			2:10	20			6-
		11000			-de'iii				fines
P4 I	DDR0_MA[1] / DDR0_CAB[8]/	DDR0_MA[1]	DDR0_CAB[8]	DDR0_MA[1]	Equin		11363.45	4499.86	uge.
				ge,			10713 21	1100 86	-
	-60			90,0					-
10	-		-40	5			-0		-
			"ye,			ilis.			1
			9 111.			1100			-
		eine				eg ~			
		"ge,			iii				sine C
	DDR1_CAĀ[6] / DDR1_MA[12]	0			ed unos			A 1	huger.
	DDR1 CAA[1]/	DDR1_MA[9]	DDR1_CAA[1]	DDR1_MA[9]			6802.12	5206.75	
R12	VDDQ			ed			6151.88	5206.75	
۲13 ۲	VSS		46/1/			e A	5501.64	5206.75	1
R14 \	VSS		INO			"ger	4851.4	5206.75	1
۲2 ۱	VSS		SQ			dun	12663.93	5388.86	1
R29 \	VCCGT	46/1/			c'i	Ver	-7411.21	5124.7	undefine
R3 \	VSS	, uno			~qe,	P	12013.69	5388.86	istine
R30 \	VCCGT	20					-8061.45	5124.7	Inde
R31 \	VCCGT			É	Wes		-8762.49	5124.7	-
				296) V		-9412.73	5124.7	1
				9 111,					-
	VCCGT		<u>-</u> £1	Ve.			-10713.2	5124.7	-
34 II			- 46,			10.	-11363.5	5124.7	4
11/11						1,000		3127./	1
R35 \	VCCGT		20, 11, .			4 8 9 7		51247	-
R35 V		deli	Jeg ni.			eq ui.	-12013.7 -12663.9	5124.7 5124.7	d undefin
	30	30 VCCGT 31 VCCGT 32 VCCGT 33 VSS 34 VSS 35 VCCGT 36 VCCGT 37 VCCGT 38 VCCGT 4 DDR0_MA[1] / DDR0_CAB[8]/ DDR0_MA[1] 5 DDR0_MA[1] 5 DDR0_MA[3] 6 VDDQ 7 VDDQ 8 VSS 9 VSS 10 DDR1_MA[12] / DDR1_CAA[6] / DDR1_CAA[6] / DDR1_MA[12] 11 DDR1_MA[12] 11 DDR1_MA[9] 12 VDDQ 13 VSS 14 VSS 14 VSS 15 VSS 16 VSS 17 VSS 18 VSS 19 VSS 10 DR1_MA[12] / DDR1_MA[12] / DDR1_MA[12] 11 DDR1_MA[12] / DDR1_MA[12] 12 VDDQ 13 VSS 14 VSS 15 VSS 16 VSS 17 VSS 18 VSS 19 VCCGT 19 VCCGT	30 VCCGT 31 VCCGT 32 VCCGT 33 VSS 34 VSS 35 VCCGT 36 VCCGT 37 VCCGT 38 VCCGT 4 DDR0_MA[1] / DDR0_MA[1] 5 DDR0_MA[1] 5 DDR0_MA[3] 6 VDDQ 7 VDDQ 8 VSS 9 VSS 10 DDR1_MA[12] / DDR1_MA[12] DDR1_CAA[6] / DDR1_MA[12] DDR1_MA[1] 11 DDR1_MA[9] / DDR1_MA[9] 11 VSS 11 VSS 11 VSS 11 VSS 11 VSS 11 VSS 11 DDR1_MA[12] / DDR1_MA[9] 11 DDR1_MA[9] / DDR1_MA[9] 11 DDR1_MA[9] / DDR1_MA[9] 11 VDDQ 11 VSS 114 VSS 115 VSS 116 VSS 117 VSS 118 VSS 119 VCCGT 119 VCCGT 120 VCCGT 131 VCCGT 131 VCCGT	30 VCCGT 31 VCCGT 32 VCCGT 33 VSS 34 VSS 35 VCCGT 36 VCCGT 37 VCCGT 38 VCCGT 38 VCCGT 4 DDR0_MA[1] / DDR0_MA[1] DDR0_CAB[8] / DDR0_MA[1] DDR0_MA[1] DDR0_MA[1] DDR0_MA[1] DDR1_MA[1] D	30 VCCGT	30 VCCGT 31 VCCGT 32 VCCGT 33 VSS 34 VSS 35 VCCGT 36 VCCGT 37 VCCGT 38 VCCGT 4 DDR0_MA[1] / DDR0_CAB[8] DDR0_MA[1] DDR0_CAB[1] DDR1_MA[1]	30 VCCGT 31 VCCGT 32 VCCGT 33 VSS 34 VSS 35 VCCGT 36 VCCGT 37 VCCGT 4 DDR0_MA[1] / DDR0_MA[1] DDR0_CAB[8] DDR0_MA[1] DDR0_CAB[8]/DDR0_CAB[8]/DDR0_MA[1] DDR0_MA[1] DDR1_MA[1] DD	30 VCCGT	30 VCCGT



P-1. Process Ball Name S DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT# R1_BA[2] /	sor Ball List DDR3 DDR1_MA[14]			Interleaved (IL)	Non- interleaved (NIL)	PIN_X	el)	ined u
9-1. Process Ball Name S S DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	sor Ball List	t (Sheet 12	of 41)	Interleaved	Non- interleaved	PIN_X]
Ball Name S DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	DDR3	t (Sheet 12	of 41)	Interleaved	Non- interleaved	PIN_X]
Ball Name S DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	DDR3	t (Sheet 12	of 41)	Interleaved	interleaved		PIN Y]
Ball Name S DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	DDR3	Ugo			interleaved		PIN Y]
S DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	define	LPDDR3	DDR4		interleaved		PIN Y	
S DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	DDR1_MA[14]				(MIL)	(um)	(um)	
DQ R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	DDR1_MA[14]		1	iefili.		11363.45	5388.86	"UEO
R1_MA[14] / R1_CAA[9]/ R1_BG[1] R1_ALERT#	DDR1_MA[14]			1100		10713.21	5388.86	Sill.
R1_CAA[9]/ R1_BG[1] R1_ALERT#	DDR1_MA[14]		· vec	•		10062.97	5388.86	
		DDR1_CAA[9]	DDR1_BG[1]			9403.08	5206.75	
D1 BA[2] /		· · · ed			2	8752.84	5206.75	
R1_BA[2] / R1_CAA[5]/ R1_BG[0]	DDR1_BA[2]	DDR1_CAA[5]	DDR1_BG[0]		adefine	8102.6	5206.75	
R0_CKE[0]	ined.				Ulli	13314.17	6277.86	1
R1_CKE[1]	76,11.			sine!	V	7452.36	6121.15	6d
R1_CKE[3]				10051.		6802.12	6121.15	efile
DQ			_	9.77.		6151.88	6121.15	,
M#			nine			5501.64	6121.15	
CGT			1096			4851.4	6121.15	1
R0_CKE[1]		-0),			12663.93	6277.86	•
S		10tine			::08	-7411.21	5912.1	1
R0_CKE[2]		11000			Yeilli	12013.69	6277.86	
S	69				7000	-8061.45	5912.1	
CGT	76/11/2			2015	<u>O</u>	-8762.49	5912.1	, i
CGT	Uno			~qe_ii.		-9412.73		Sine
CGT				941.		-10063		OF
CGT			7113	87		-10713.2	5912.1	1
CGT	-	 	"46,			-11363.5		1
CGT	-	-	90,0			-00		1
		nine.	y -			.0.		}
		"uge.			AG ⁽ⁱ⁾			
R0_MA[9] / R0 CAA[1] /	DDR0_MA[9]	DDR0_CAA[1]	DDR0_MA[9]	44.0	ed uno	11363.45	6277.86	1efine
RO_CKE[3]	11/0	 		"Yejiii		10713.21	6277.86	SINE
S S				7702		10062.97		Uge.
			113	6.5			A V	
	-	 	"ye,				211112	1
R1_MA[15] / R1_CAA[8]/	DDR1_MA[15]	DDR1_CAA[8]	DDR1_ACT#			8102.6	6121.15	
R0_BA[2] / R0_CAA[5]/	DDR0_BA[2]	DDR0_CAA[5]	DDR0_BG[0]		ingeti	13314.17	7014.46	
S	nin	7		. 6. 6	veg _	7452.36	7035.55	1
 S				Yell			7035.55	2/2
	DQ ## CGT R0_CKE[1] S R0_CKE[2] S CGT CGT CGT CGT CGT CGT CGT	DQ M# CGT R0_CKE[1] S R0_CKE[2] S CGT CGT CGT CGT CGT CGT CGT	DQ	DQ M# CGT R0_CKE[1] S R0_CKE[2] S CGT CGT CGT CGT CGT CGT CGT	DQ	DQ M# CGT CG	DOQ	GET GET



		indefilie			adefined				Jefined U
(ntel)			efine	y undefined	Process	or Ball Info		3e.
	A Ollin			Muge			defi	11.	
(1)							d un		
OTal	ole 9-1. Proces	sor Ball List	: (Sheet 13	of 41)	T	sine	1	T	7
Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	A.1
AU12	VSS	uge.			76///		6151.88	7035.55	"INEO
AU13	RSVD	O.			undi		5501.64	7035.55	96,,,
AU14	VCCGT				O		4851.4	7035.55	
AU2	DDR0_MA[14] / DDR0_CAA[9]/ DDR0_BG[1]	DDR0_MA[14]	DDR0_CAA[9]	DDR0_BG[1]			12663.93	7014.46	
AU29	VCCGT		::00	0.			-7411.21	6699.5	
AU3	DDR0_MA[15] / DDR0_CAA[8]/ DDR0_ACT#	DDR0_MA[15]	DDR0_CAA[8]	DDR0_ACT#		adefin	12013.69	7014.46	
AU30	VCCGT	inec	7			90,0	-8061.45	6699.5	
AU31	VCCGT	deill			7/13	5	-8762.49	6699.5	aed
AU32	VCCGT	Oly			inge,		-9412.73	6699.5	46/11/19
AU33	VSS				69 0.		-10063	6699.5	NO.
AU34	VSS			iefil			-10713.2	6699.5	
AU35	VCCGT			Inde			-11363.5	6699.5	1
AU36	VCCGT			30.7			-12013.7	6699.5	1
AU37	VCCGT		retin			2//5	-12663.9	6699.5	1
AU38	VCCGT		, una			~qe_i_,	-13314.2	6699.5	1
AU4	DDR0_MA[12] / DDR0_CAA[6] / DDR0_MA[12]	DDR0_MA[12]	DDR0_CAA[6]	DDR0_MA[12]	1/2	led all	11363.45	7014.46	0
AU5	DDR0_ALERT#	Uno			~dell		10713.21	7014.46	iefine
AU6	VSS				9,41.		10062.97	7065.26	nac
AU7	VSS			(3)	76-		9403.08	7035.55	
AU8	VSS			"luge,			8752.84	7035.55	1
AU9	VSS			eq n.			8102.6	7035.55	1
AV29	VCCGT		10:11			A.*	-7411.21	7486.9	1
AV30	VCCGT		11/10			nde ^f	-8061.45	7486.9	
AV31	VCCGT		59 2			4000	-8762.49	7486.9	
AV30 AV31 AV32	VCCGT	46/11/	•		¢.	Uer.	-9412.73	7486.9	defin
AV33	VCCGT	7 11/10			'uqe,	P	-10063	7486.9	iefin'
AV34	VCCGT	F _C			seg m.		-10713.2	7486.9	INOS
AV35	VCCGT				lus.		-11363.5	7486.9	
AV36	VCCGT			nde.			-12013.7	7486.9	1
AV37	VSS			-60 n.			-12663.9	7486.9	1
AV38	VSS		io.				-13314.2	7486.9	1
AW1	VSS		Inde			46	13314.17	7903.46	1
AW10	DDR1_ECC[5]		'eg n			4 000	7452.36	7949.95	1
AW11 AW12	DDR1_ECC[0]	deli	· -			iner	6802.12	7949.95	d undefil
	vss vss			ined unde	296		6151.88	7949.95	1130



Table 9-1.

der			define			undefined				stined un
	Proce	essor Ball Informatio	n		sined.	nuc		(int		3,
		d Uno.			"uge,			Jeill'		
				69,				UNG		
ind	Tab	le 9-1. Proces	sor Ball List				ine0			
lefined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	ind
UOLO	AW13	MSM#	'9e;			Silver		5501.64	7949.95	- ned
	AW14	VCCGT				inde		4851.4	7949.95	
	AW2	VSS			e c			12663.93	7903.46	
	AW29	VSS			16/1/19			-7411.21	8274.3	7
	AW3	VSS			Uno			12013.69	7903.46	7
	AW30	VSS		· ned				-8061.45	8274.3	-
.10	AW31	VCCGT		46/11.			sine'	-8762.49	8274.3	7
ed u.	AW32	VCCGT	_ \ \	100			"VQGI"	-9412.73	8274.3	
1efin	AW33	VCCGT	"inea				9 77.	-10063	8274.3	חוו
noc	AW34	VCCGT	76 ₁₁₁			Silve		-10713.2	8274.3	ed c
r	AW35	VCCGT				"uge,		-11363.5	8274.3	efill
	AW36	VCCGT			0	9.00		-12013.7	8274.3	
		VCCGT			i dilue	4		-12663.9	8274.3	\dashv
	AW38	VCCGT			11196			-13314.2	8274.3	\dashv
	AW4	VSS		-0	0.			11363.45	7903.46	+
	76,	VSS		46tine			::0	10713.21	7903.46	+
29 n	-	VDDQ	_	11000			-9e _[]] ,	10062.97	7903.46	+
Sine		DDR1_ECC[7]	69	<u> </u>			Auro	9403.08	7949.95	.<
"uge.		DDR1_ECC[3]	46tine			2773	O	8752.84	7949.95	ed u
0.		DDR1_DQSP[8]	0,00			2961.		8102.6	7949.95	Sino
		DDR0_ECC[6]				-Q		13314.17		100
		DDR1_ECC[4]			4/10	8		7452.36	8864.35	_
		DDR1_ECC[1]			"Uge,			6802.12	8864.35	4
		VSS			90,			6151.88	8864.35	4
	76,	RSVD		10110	,			5501.64	8864.35	4
-61	A	VSS		unde			defill	4851.4	8864.35	4
Finec		DDR0_ECC[7]	- 0	10.			' nuc.	12663.93	8792.46	4
undefined		VCCGT	define			25.00	60		9061.7	-9 n
Ull		DDR0_DQSP[8]	11000			deill		-7411.21	8792.46	defined u
		VCCGT				7011.		12013.69	9061.7	uge.
		VCCGT			474	16.		-8061.45 -8762.49	9061.7	<u> </u>
					"ge,				6/1/1	4
		VCCGT			9 ni.			-9412.73	9061.7	4
	AY33	VSS		2442	0			-10063	9061.7	4
A	AY34	VSS		"uge"			46	-10713.2	9061.7	4
eineo.	AY35	VCCGT		9 0.			unas	-11363.5	9061.7	4
d undefined	AY36	VCCGT	1013	,			ed	-12013.7	9061.7	۸'
dulli		VCCGT	' nuge.			Jeff)		-12663.9	9061.7	sineu.
	AY38 Datas	vCCGT wheet, Volume 1 of 2		25.	ned undef	ined un		-13314.2	9061.7	undefil
	11/10							ines		
ie fine				led unc			ed huge	•		



Red undefined undefineu

(1	ntel			undefine			or Ball Info	ormation	
	Cod U.		۸	UNG			d undef		
Tah	le 9-1. Proces	sor Ball List					g u.		
Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)]
AY4	DDR0_ECC[2]	vge _{fll} .			Silve	0, ()	11363.45	8792.46	- ced
AY5	DDR0_ECC[3]	0.00			"luge"		10713.21	8792.46	16/11/
AY6	VDDQ			- (d V		10062.97	8741.66	J.
AY7	DDR1_ECC[6]			ie!in			9403.08	8864.35	_
AY8	DDR1_ECC[2]			1000			8752.84	8864.35	
AY9	DDR1_DQSN[8]		00				8102.6	8864.35	1
B10	PEG_TXN[15]		ACTITION.			012	7421.37	-19663.9	1
B11	PEG_TXN[14]		Uno			"Qej,	6633.97	-19663.9	1
B12	PEG_TXN[13]	Fines				9711.	5846.57	-19663.9	1
B13	PEG_TXN[12]	"Yejii,			113	6	5059.17	-19663.9	-00
B14	PEG_TXN[11]	UIT			"Uge,		4271.77	-19663.9	refille
B15	PEG_TXN[10]	P			90 111		3484.37	-19663.9	10-
B16	PEG_TXN[9]			ilio			2696.97	-19663.9	1
B17	PEG_TXN[8]			"luge"			1909.57	-19663.9	1
B18	PEG_TXP[7]			90			1122.17	-19663.9	1
B19	PEG_TXP[6]		46/10			63.5	334.77	-19663.9	1
B2	NCTF		Unos			adeil.	12653.77	-19653.8	1
B20	PEG_TXP[5]	00	9			-971/2	-452.63	-19663.9	1
B21	PEG_TXP[4]	Ye _{fill} ,			113	e	-1240.03	-19663.9	_
B22	PEG_TXP[3]	1 1100			"uge,		-2027.43	-19663.9	10/10
B23	PEG_TXP[2]	O .			60 111,		-2814.83	-19663.9	Mos
B24	PEG_TXP[1]			***	200		-3602.23	-19663.9	1
B25	PEG_TXP[0]			"uge,			-4389.63	-19663.9	-
B26	EDP_AUXN			eq n.			-5177.03	-19663.9	-
26	DDI3_AUXN		1011	10		.4	-5964.43	-19663.9	-
4 1 1 1 1 1	EDP_TXN[3]		11106			- Aef	-6751.83	-19663.9	-
B29	EDP_TXN[2]		69 A			7 1100	-7539.23	-19663.9	-
B28 B29 B3	NCTFVSS	76/1/			الله الله	Ven	11932.73	-19615.7	defil
B30	RSVD	undeill			~9e1	•	-8326.63	-19613.7	1170
B31	BCLKP	90			dulli		-9114.03	-19663.9	"uge.
B33	DDI3_TXN[3]			1	ineo.		-9114.03	-19663.9	
B34	DDI3_TXN[3] DDI3_TXN[1]			1796			-11128.8	-19663.9	-
B34	DDI3_TXN[1] DDI3_TXP[1]			90,00			-11128.8	-19644.6	4
B36	NCTFVSS		- 4	Ue			-11884.1	-19613.1	4
	NCTF		"uge"			76	-12594.5	-19611.6	4
B38 B4 B5 B6			-69 m.			1 uno	11283.51		4
B4 B5	DMI_TXN[3]	i cil				ineo	11283.51	-19343.6	4
D.C	DMI_TXP[2]	inde!			100	11,		-13003.9	- 4
В6	DMI_TXN[1]	69 ~			# nug		9783.57	-19663.9	1 296,
146	defined undefin	100		fined und	afined by	Data	asheet, Volu	me 1 of 2	d und
ined un			sed unde	, .		4 und	efined u		



Processon Name 0] C[1] C[0] SN[8]		t (Sheet 16 LPDDR3		Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um) 8996.17 8208.77 13314.17 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49	PIN_Y (um) -19663.9 -19663.9 9529.06 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06 9849.1	ined und
Name 0] C[1] C[0]	. 0	LPDDR3	of 41)	Interleaved	Non- interleaved	PIN_X (um) 8996.17 8208.77 13314.17 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	PIN_Y (um) -19663.9 -19663.9 9529.06 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	fined und
Name 0] C[1] C[0]	. 0	LPDDR3	of 41)	Interleaved	Non- interleaved	PIN_X (um) 8996.17 8208.77 13314.17 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	PIN_Y (um) -19663.9 -19663.9 9529.06 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	fined und
Name 0] C[1] C[0]	. 0	LPDDR3			interleaved	(um) 8996.17 8208.77 13314.17 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	(um) -19663.9 -19663.9 9529.06 9778.75 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	ifined und
C[1] C[0]	DDR3	inde ined	DDR4		interleaved	(um) 8996.17 8208.77 13314.17 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	(um) -19663.9 -19663.9 9529.06 9778.75 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	fined und
C[1]	nde filled !	mdefined	undefine	undefine	undefined	8208.77 13314.17 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	-19663.9 9529.06 9778.75 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	ifined.
C[0]	nde fined	indefined	undefine	undefine	undefined	13314.17 7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	9529.06 9778.75 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	
C[0]	nde fined	andefined	undefine	Junde fine	undefined	7452.36 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	9778.75 9778.75 9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	
4	adefined !	inet inet	undefine	J Underfine	unde fine	6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	9778.75 9778.75 9778.75 9778.75 978.75 9529.06 9849.1 9529.06	77.
4	ndefilhed!	Indefined	undefine	d underine!	undefined	6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	9778.75 9778.75 9778.75 9529.06 9849.1 9529.06	.1771
4	nde fined!	indefines	undefine	Jundefine?	undefined	5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	9778.75 9778.75 9529.06 9849.1 9529.06	.,,
4	ndefined '	iner.	undefine	d undefine	undefine.	4851.4 12663.93 -7411.21 12013.69 -8061.45	9778.75 9529.06 9849.1 9529.06	21.
4	ndefined '		undefine	J. Undefine	Thur	12663.93 -7411.21 12013.69 -8061.45	9529.06 9849.1 9529.06	21.
4	udefiles	sine!	undefine	d undefine		-7411.21 12013.69 -8061.45	9849.1 9529.06	21.
SN[8]	uge.	ine ⁱ nei	undefine	J. Indefine		12013.69 -8061.45	9529.06	1 0.
SN[8]		siner.	undefine	g mon		-8061.45		
Jefine		sine?	undefine	5			9849.1	eilli
		iner	undefille			-8762.49	22 12.1	
		ine	une		1	1	9849.1	
		sines	-			-9412.73	9849.1	
		6///				-10063	9849.1	
		96,,			Silve	-10713.2	9849.1	
	A	nu			inge,	-11363.5	9849.1	
	"inec				900	-12013.7	9849.1	. 13
	"Ye,			ini)	2	-12663.9	9849.1	ined.
- 8				inde		-13314.2	9849.1	refill.
C[5]				o d		11363.45	9529.06	
C[4]			10/10			10713.21	9529.06	
			1100			10062.97	9579.86	
		08	9			9403.08	9778.75	
		4etil.			013	8752.84	9778.75	
		Un.			ndell	8102.6	9778.75	
	ine.				9,71	13314.17	10418.06	
[61]	undeili			DDR1_DQ[29]	DDR0_DQ[61]	7452.36	10693.15	Jefined I
[24] / [56]				DDR1_DQ[24]	DDR0_DQ[56]	6802.12	10693.15	100
ger.			1110	16-		6151.88	10693.15	
			inge			5501.64	10693.15	
		_	eq n			4851.4	10693.15	
		10/11/2			24.1	12663.93	10418.06	
		· nuo			ade,	-7411.21	10636.5	
		,0			4000	12013.69	10418.06	
	delill			4	Ver	-8061.45	10636.5	60
				~qe,		-8762.49	10636.5	Gline
	[29] / [61] [24] / [56]	[29] / [61] [24] / [56]	[29] / [61] [24] / [56]	[29] / [61] [24] / [56]	[29] / [61] DDR1_DQ[29] [24] / [56] DDR1_DQ[24]	[29] / [61] DDR1_DQ[29] DDR0_DQ[61] [24] / [56] DDR1_DQ[24] DDR0_DQ[56]	[24] 10713.21 10062.97 9403.08 8752.84 8102.6 13314.17 [29] / DDR1_DQ[29] DDR0_DQ[61] 7452.36 [61] DDR1_DQ[24] DDR0_DQ[56] 6802.12 [56] 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45	[29] / DDR1_DQ[24] DDR0_DQ[56] 6802.12 10693.15 DDR1_DQ[24] DDR0_DQ[56] 6802.12 10693.15 DDR1_DQ[24] DDR0_DQ[56] 6802.12 10693.15 DDR1_DQ[25] DDR0_DQ[56] 6802.12 10693.15 DDR1_DQ[26] DDR0_DQ[56] 6802.12 10693.15 DDR1_DQ[56] 6



				define				efined un
intel	hed undefine		adefine	d undefined	Process	or Ball Info	100	
						d nuge		
ll # Ball Na	me DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	מני .
32 VCCGT	"Joe"			ie films		-9412.73	10636.5	ined.
33 VCCGT	99.97			Illion		-10063	10636.5	Jeill.
34 VCCGT	file			30		-10713.2	10636.5	
VCCGT	9*		46/11			-11363.5	10636.5	
36 VCCGT			, nue			-12013.7	10636.5	
7 VCCGT		::08	S (2)			-12663.9	10636.5	
88 VCCGT		76/11			1013	-13314.2	10636.5	
l VSS		June			1008	11363.45	10418.06	
5 VSS	2.5	ne"			900	10713.21	10418.06	
5 VSS	"Year,			nii)		10062.97	10418.06	ined.
DDR0_DQ[63	1			DDR1_DQ[31]	DDR0_DQ[63]	9403.08	10693.15	idefill.
DDR1_DQ[26]			1130	DDR1_DQ[26]	DDR0_DQ[58]	8752.84	10693.15	
DDR1 DQSP[31 /		4 nuge.	DDR1_DQSP[3]	DDR0_DQSP[7]	8102.6	10693.15	
		27/2		DDR0_DQ[30]	DDR0_DQ[46]	13314.17	11307.06	
10 DDR1_DQ[28]	5] /	4 nuger		DDR1_DQ[28]	DDR0_DQ[60]	7452.36	11607.55	
DDR1_DQ[25] DDR0_DQ[57]	[] / []	ined		DDR1_DQ[25]	DDR0_DQ[57]	6802.12	11607.55	-9,
12 VSS	Inoc			delli		6151.88	11607.55	FILLER
VSS	a de d			4 Ulus		5501.64	11607.55	uge.
4 VSS	ACEIII.		65	nec.		4851.4	11607.55).
DDR0_DQ[31	1/		"ge,	DDR0_DQ[31]	DDR0_DQ[47]	12663.93	11307.06	
	1		-9-011.			-7411.21	11423.9	
B DDR0_DQSP[[3] /	defi	V	DDR0_DQSP[3]	DDR0_DQSP[5]	7 0.	11307.06	
	.51	, uno			odel.	-8061.45	11423.9	
31 VCCGT		.: 10	1		9/11/2	-8762.49	11423.9	
32 VCCGT	Ye		1	9	nev		11423.9	.ndefined
33 VSS	4 0100		1	de'		-10063	11423.9	46/11/10
34 VSS	610		1	60 11,		-10713.2	11423.9	UNO
35 VCCGT	'qe,,			100		-11363.5	11423.9	
36 VCCGT	, w		· inde	7			11423.9	
37 VCCGT			eq or			-12663.9	11423.9	
76,		10				00		
DDR0 D0[26]	i] /	-d unoc		DDR0_DQ[26]	DDR0_DQ[42]	11363.45	11307.06	
	1 /	efille		DDR0_DQ[27]	DDR0_DQ[43]	10713.21	11307.06	undefine
	indefined uno	ined unde		76		10062.97	11256.26	- sine
	# Ball Na	# Ball Name DDR3	# Ball Name DDR3 LPDDR3 # Ball Name DDR3 LPDDR3 # VCCGT	Ball Name	Table 9-1. Processor Ball List (Sheet 17 of 41) # Ball Name	Ball Name	Ball Name	Ball Name



Red undefined undefineu Processor Ball List (Sheet 18 of 41)

			gell.			(Int		
		ed!	Indefine		A	NU		
le 9-1. Process	sor Ball List	(Sheet 18	of 41)		*ineo			
Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	ان .
DDR1_DQ[30]/ DDR0_DQ[62]	Ige,			DDR1_DQ[30]	DDR0_DQ[62]	9403.08	11607.55	
DDR1 DQ[27]/			- 2	DDR1_DQ[27]	DDR0_DQ[59]	8752.84	11607.55	
DDR1_DQSN[3]/			16fines	DDR1_DQSN[3]	DDR0_DQSN[7]	8102.6	11607.55	
DDR0 DQ[25]/		λ	Uluga	DDR0_DQ[25]	DDR0_DQ[41]	13314.17	12043.66	
VSS		fines			ed	7452.36	12521.95	
VSS		"LOSE.			Aejill's	6802.12	12521.95	
VSS	60				Uno	6151.88	12521.95	
VCCGT	16/1/10			ine		5501.64	12521.95	-61
VCCGT	luo.			964		4851.4	12521.95	
DDR0_DQ[24] / DDR0_DQ[40]	P*		_0	DDR0_DQ[24]	DDR0_DQ[40]	12663.93	12043.66	No.
VCCGT			16/11/1			-7411.21	12211.3	
DDR0_DQSN[3] / DDR0_DQSN[5]		- 2	INGS	DDR0_DQSN[3]	DDR0_DQSN[5]	12013.69	12043.66	
VCCGT		"tine"			_0	-8061.45	12211.3	
VCCGT		"uge;			16/11/2	-8762.49	12211.3	
VCCGT	6	O.			uno	-9412.73	12211.3	
VCCGT	iefine				Ö	-10063	12211.3	۸
VCCGT	11000			Yelli		-10713.2	12211.3	EINE
VCCGT	<u> </u>			4 nue		-11363.5	12211.3	9e,
VCCGT			CiO	ec		-12013.7	12211.3	
VSS			"ger			-12663.9	12211.3	
VSS			900			-13314.2	12211.3	
DDR0_DQ[29] / DDR0_DQ[45]		18 ine		DDR0_DQ[29]	DDR0_DQ[45]	11363.45	12043.66	
DDR0_DQ[28] / DDR0_DQ[44]		nua		DDR0_DQ[28]	DDR0_DQ[44]	10713.21	12043.66	
VSS	sine	,			ed u	10062.97	12094.46	
VSS	"ge,			Tiles.		9403.08	12521.95	· ne
VSS	, Ulli			Inde		8752.84	12521.95	define
VSS			اد در	eq		8102.6	12521.95	
VSS			4etil			13314.17	12932.66	
VSS			4 Uno			12663.93	12932.66	
VSS		240	So			-7411.21	12998.7	
VSS		deli			i ali	12013.69	12932.66	
VSS		4 Uli			"luge,	-8061.45	12998.7	
VCCGT	-610				ed o	-8762.49	12998.7	
VCCGT	"uger			16/1		-9412.73	12998.7	
VCCGT	900					-10063	12998.7	geili
	DDR1_DQ[30]/ DDR0_DQ[62] DDR1_DQ[59] DDR1_DQSN[3]/ DDR0_DQSN[7] DDR0_DQSN[7] DDR0_DQ[25]/ DDR0_DQ[41] VSS VSS VCCGT VCCGT DDR0_DQ[24] / DDR0_DQ[40] VCCGT DDR0_DQSN[3] / DDR0_DQSN[5] VCCGT VCCGT	DDR1_DQ[30]/ DDR0_DQ[62] DDR1_DQ[27]/ DDR0_DQ[59] DDR1_DQSN[3]/ DDR0_DQSN[7] DDR0_DQ[25]/ DDR0_DQ[41] VSS VSS VSS VCCGT VCCGT DDR0_DQ[24] / DDR0_DQ[40] VCCGT DDR0_DQSN[3] / DDR0_DQSN[5] VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCCGT VCSS VSS VSS VSS VSS VSS VSS V	DDR1_DQ[30]/ DDR1_DQ[27]/ DDR1_DQ[27]/ DDR1_DQSN[3]/ DDR1_DQSN[7] DDR0_DQ[25]/ DDR0_DQ[41] VSS VSC VSC VCCGT VCCGT	DDR1_DQ[30]/ DDR0_DQ[62] DDR1_DQ[59] DDR1_DQ[59] DDR0_DQ[59] DDR0_DQSN[7] DDR0_DQSN[7] DDR0_DQ[41] VSS VSC VSC	DRI DO[30]/ DDRI DQ[30] DDRI DQ[30] DDRI DQ[27] DDRI DQ[27] DDRI DQ[27] DDRI DQ[27] DDRI DQ[27] DDRI DQSN[3] DDRI DQSN[3] DDRI DQSN[3] DDRI DQSN[3] DDRI DQSN[3] DDRO DQSN[7] DDRO DQ[25] DDRO DQ[41] VSS VSS VSS VSS VSS VSS DDRO DQ[24] DDRO DQ[24] DDRO DQ[24] DDRO DQ[40] VCCGT VC	Ball Name	Ball Name	Ball Name DDR3 LPDDR3 DDR4 (III.) (III.) (IIII.) (



		. 13	ndefille			adefined				Jefined ur
i	/ií	ntel)			Stine	d undefined	Process	or Ball Info		26,
					"luge,			defi		
								4 nue		
, nilo	Tabl	e 9-1. Process	sor Ball List	(Sheet 19	of 41)		sine			-
Ba	all#	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	٠ ١
ВЕ		VCCGT	uge.			16/11/		-10713.2	12998.7	eineo.
BE		VCCGT	0,			uno		-11363.5	12998.7	96,,
ВЕ		VCCGT			0	30		-12013.7	12998.7	
BE		VCCGT			Yeil.			-12663.9	12998.7	
BE		VCCGT			a un			-13314.2	12998.7	
BE	4	VSS		eine	O*			11363.45	12932.66	
BE		VSS		ye,			in in	10713.21	12932.66	
BE BE		VSS	à	n.			inge	10062.97	12932.66	
BF BF		DDR0_DQ[22] / DDR0_DQ[38] DDR1_DQ[21] /	define			DDR0_DQ[22] DDR1_DQ[21]	DDR0_DQ[38] DDR0_DQ[53]	13314.17 7452.36	13821.66 13436.35	red
BF	11	DDR0_DQ[53] DDR1_DQ[20] /	nı,			DDR1_DQ[20]	DDR0_DQ[52]	6802.12	13436.35	ndefill
DE.		DDR0_DQ[52] VSS			112			6151.88	12/26 25	
BF					"Ye.			5501.64	13436.35	4
BF		VCCCT			90.				13436.35	1
BF	AG	VCCGT		nis		DDD0 D0[33]	DDD0 D01303	4851.4	13436.35	1
BF.	2	DDR0_DQ[23] / DDR0_DQ[39]		INOIS		DDR0_DQ[23]	DDR0_DQ[39]	12663.93	13821.66	
BF	29	VCCGT		9			4 1100	-7411.21	13786.1	1
BF		DDR0_DQSP[2] / DDR0_DQSP[4]	46/1/194			DDR0_DQSP[2]	DDR0_DQSP[4]	12013.69	13821.66	5.
BF		VCCGT	Uno			20/6/1/		-8061.45	13786.1	- Sine
BF		VCCGT	0			~0 n//,		-8762.49	13786.1	NOIS
BF		VCCGT			4	100		-9412.73	13786.1	1
BF		VSS			"uge,			-10063	13786.1	1
BF		VSS			eq n,			-10713.2	13786.1	1
BF	10	VCCGT		ii)	0			-11363.5	13786.1	-
4		VCCGT		"luge,			AG!	-12013.7	13786.1	-
BF. BF.		VCCGT		39.0			7 000	-12663.9	13786.1	-
BF		VCCGT	76/10			43	Ue _O	-13314.2	13786.1	1
BF	4	DDR0_DQ[18] / DDR0_DQ[34]	od unos			DDR0_DQ[18]	DDR0_DQ[34]	11363.45	13821.66	indefine
BF	5	DDR0_DQ[19] / DDR0_DQ[35]				DDR0_DQ[19]	DDR0_DQ[35]	10713.21	13821.66	O.
BF		VSS			~96			10062.97	13770.86	1
BF	7	DDR1 DO[23] /			90111	DDR1_DQ[23]	DDR0_DQ[55]	9403.08	13436.35	1
BF	8	DDR0_DQ[55] / DDR1_DQ[19] / DDR0_DQ[51]		adef	ne"	DDR1_DQ[19]	DDR0_DQ[51]	8752.84	13436.35	
BF BG	9	DDR1_DQSP[2] / DDR0_DQSP[6]	.e. 18	led mis		DDR1_DQSP[2]	DDR0_DQSP[6]	8102.6	13436.35	
BG	61	DDR0_DQ[21] /	Yell			DDR0_DQ[21]	DDR0_DQ[37]	13314.17	14558.26	
BG	310	DDR0_DQ[37] DDR1_DQ[17] / DDR0_DQ[49]	led mus			DDR1_DQ[17]	DDR0_DQ[49]	7452.36	14350.75	indefin
	150	DDR0_DQ[49]	~		tined und	efines		isheet, Volu	me 1 of 2	du
	un	Jefill.			fined		. 4	afined u		
				4 Ullie			ind!	0.		



Table 9-1.

qeir		.,,,	define			undefined				Hined un
	Proce	essor Ball Informatio	n		stined	nuc		(int	el	
		d une			Inge.			Jeff!		
	efine						6-	Ulli		
Inc	Tab	le 9-1. Process	sor Ball List	(Sheet 20	of 41)		*inec			_
ndefined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	und
.nc.	BG11	DDR1_DQ[16] / DDR0_DQ[48]	19e.			DDR1_DQ[16]	DDR0_DQ[48]	6802.12	14350.75	eineo.
		VSS				nu.		6151.88	14350.75	8,,
	BG13	VSS			eine			5501.64	14350.75	
	BG14	VSS			"ge,			4851.4	14350.75	
	BG2	DDR0_DQ[20] / DDR0_DQ[36]		6.0	O.	DDR0_DQ[20]	DDR0_DQ[36]	12663.93	14558.26	
	101	VCCGT		1eline			ine	-7411.21	14573.5	
ed m	BG3	DDR0_DQSN[2] /	. 1	71,000		DDR0_DQSN[2]	DDR0_DQSN[4]	12013.69	14558.26	=
iefine		DDR0_DQSN[4] '	ined !				o all	-8061.45	14573.5	
		VCCGT	de _{lll} .			- ALLO		-8762.49	14573.5	ed or
	BG32	VCCGT	W.			"uge,		-9412.73	14573.5	efill
	BG33	VCCGT			- 6	90,		-10063	14573.5	
		VCCGT			46/1/1			-10713.2	14573.5	
	BG35	VCCGT			11100			-11363.5	14573.5	
	BG36	VCCGT		eine				-12013.7	14573.5	
100	BG37	VSS		48,111.			1113	-12663.9	14573.5	
rued t	BG38	VSS	λ	Olyco			"uge,	-13314.2	14573.5	
defill.	BG4	DDR0_DQ[16] /	:ineu	•		DDR0_DQ[16]	DDR0_DQ[32]	11363.45	14558.26	70.0
unc	BG5	DDR0_DQ[32] DDR0_DQ[17] / DDR0_DQ[33]	nuger.			DDR0_DQ[17]	DDR0_DQ[33]	10713.21	14558.26	define o
	BG6	VSS				ed to		10062.97	14609.06	0.
		DDR1_DQ[22] / DDR0_DQ[54]			defill	DDR1_DQ[22]	DDR0_DQ[54]	9403.08	14350.75	1
	BG8	DDR1_DQ[18] / DDR0_DQ[50]			9 111.	DDR1_DQ[18]	DDR0_DQ[50]	8752.84	14350.75	
	BG9	DDR1_DQSN[2] / DDR0_DQSN[6]		adefin		DDR1_DQSN[2]	DDR0_DQSN[6]	8102.6	14350.75	-
ined.	BH1	VSS		1011			inge	13314.17	15701.26	
defill	BH10	VSS	"ine				ed	7452.36	15265.15	lefined u
undefined i		VSS	"uge.			46/11		6802.12	15265.15	"I'VEO
		VSS	70.			nuo		6151.88	15265.15	oge,,
		VCCPLL_OC				veo.		5501.64	15265.15	
	BH14	VSS			deil	,		4851.4	15227.05	
	BH2	VSS			dun			12663.93	15447.26	
	76	VIDSOUT		242	e			-7411.21	15233.9	-
A		VSS		"uge,			Aefil'	12013.69	15447.26	_
	BH30 BH31	RSVD VIDALERT#	_6	9 111.			4000	-8061.45 -8762.49	15360.9 15360.9	-
"uger.	BH32	VIDALERI#	10,1197	_		274	160	-8/62.49	15360.9	ره.
ed undefined	BH33	VCCGT	, unac		-	"yeji	*	-9412.73		istines
	Datas	sheet, Volume 1 of 2	,o <u> </u>		ned under	iueg n.,		ined un	151	Indell
	indi				//-			ineu		
Lefine	70.			ed unos			, under	14.		
76//			27.5				20			_



DDR3 d			Interleaved (IL) DDR1_DQ[13] DDR1_DQ[12]	Non- interleaved (NIL) DDR0_DQ[29] DDR0_DQ[28]	PIN_X (um) -10713.2 -11363.5 -12013.7 -12663.9 -13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12 6032.5	PIN_Y (um) 15360.9 15360.9 15360.9 15360.9 15447.26 15447.26 15265.15 15265.15 16179.55	fined u
cessor Ball Lis	st (Sheet 21	of 41)	Interleaved (IL) DDR1_DQ[13]	Non- interleaved (NIL) DDR0_DQ[29]	(um) -10713.2 -11363.5 -12013.7 -12663.9 -13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	(um) 15360.9 15360.9 15360.9 15360.9 15447.26 15447.26 15447.26 15265.15 15265.15 16179.55	efined l
	st (Sheet 21	of 41)	Interleaved (IL) DDR1_DQ[13]	Non- interleaved (NIL) DDR0_DQ[29]	(um) -10713.2 -11363.5 -12013.7 -12663.9 -13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	(um) 15360.9 15360.9 15360.9 15360.9 15447.26 15447.26 15447.26 15265.15 15265.15 16179.55	defined defined
DDR3 ed sinde sine sinde	LPDDR3	DDR4	(IL) DDR1_DQ[13]	DDR0_DQ[29]	(um) -10713.2 -11363.5 -12013.7 -12663.9 -13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	(um) 15360.9 15360.9 15360.9 15360.9 15447.26 15447.26 15447.26 15265.15 15265.15 16179.55	defined defined
Red linde ine	Jundefine	s undefin	DDR1_DQ[13]		-11363.5 -12013.7 -12663.9 -13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	15360.9 15360.9 15360.9 15360.9 15447.26 15447.26 15265.15 15265.15 15265.15 16179.55	defined
ned undefine	d undefine	ed under	DDR1_DQ[13]		-12013.7 -12663.9 -13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	15360.9 15360.9 15360.9 15447.26 15447.26 15447.26 15265.15 15265.15 15265.15 16179.55	defined
ned undefine	d undefine	d undefin	DDR1_DQ[13]		-12663.9 -13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	15360.9 15360.9 15447.26 15447.26 15447.26 15265.15 15265.15 15265.15 16179.55	defined
ned undefine	d undefine	ed undefi	DDR1_DQ[13]		-13314.2 11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36	15360.9 15447.26 15447.26 15447.26 15265.15 15265.15 15265.15 16179.55	defined
ned undefine	d undefine	ed undefil	DDR1_DQ[13]		11363.45 10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	15447.26 15447.26 15447.26 15265.15 15265.15 15265.15 16179.55	defined
ned undefine	d undefine	ed undefil	DDR1_DQ[13]		10713.21 10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	15447.26 15447.26 15265.15 15265.15 15265.15 16179.55	defined
ned undefine	ed nugeting	ed undefil	DDR1_DQ[13]		10062.97 9403.08 8752.84 8102.6 7452.36 6802.12	15447.26 15265.15 15265.15 15265.15 16179.55	defined
ned undering	ed undefin	ed undest	DDR1_DQ[13]		9403.08 8752.84 8102.6 7452.36 6802.12	15265.15 15265.15 15265.15 16179.55	defined
ned undefine	ed undefin	ed undefil	DDR1_DQ[13]		8752.84 8102.6 7452.36 6802.12	15265.15 15265.15 16179.55	defined
ned undering	ed underin	ed undefil	DDR1_DQ[13]		8102.6 7452.36 6802.12	15265.15 16179.55 16179.55	defines
A undefine	ed undefin	ed undefil			7452.36 6802.12	16179.55 16179.55	96.
Jundering	ed Undefin	ed undefil			6802.12	16179.55	
Jundefin	ed undefin	ed under	DDR1_DQ[12]	DDR0_DQ[28]	.6		
A undering	od undefin	eg ,,,			6032.5	16000 6	
Jundening	ed underin	<i>y</i>		•	JUJZ.J	16090.9	
Jundefins	67 nuge		1	2.40	5143.5	15811.5	
Jundefin	69.0			Aeill	4462.78	15762.48	
4 undefill		İ		4000	3713.48	15762.48	
July			1/2	le.	2926.08	15762.48	
			"VQGI,		2138.68	15762.48	18files
100			69 m		1351.28	15762.48	70-
			Vie		563.88	15762.48	
		11000			-223.52	15762.48	
		leg .			-1010.92	15762.48	
	Aeth	1		c\.	-1798.32	15762.48	
	4 nuo			"de	-2585.72	15762.48	
64.0	SO			29 m.	-3373.12	15762.48	
ge _{III}				IUG	-4160.52	15762.48	ndefine
4 Ull			"uge		-4947.92	15762.48	defill
4108			ed a		-5735.32	15762.48	
0.		76			-6522.72	15762.48	
		uno					
		veg.			A o		
	de						
	June			"uge			
+				eg u.	-10063 -10713.2	16148.3	
4	Nev	+	i .		107100	16148.3	undefin
\$ 5	ing muge _{ti}	inga mageinga magei	ined under ned under	ing mule ined mude.	ined undefined u	-2585.72 -3373.12 -4160.52 -4947.92 -5735.32 -6522.72 -7183.12 -8039.1 -8762.49 -9412.73 -10063	-2585.72 15762.48 -3373.12 15762.48 -4160.52 15762.48 -4947.92 15762.48 -5735.32 15762.48 -6522.72 15762.48 -7183.12 15843.76 -8039.1 16014.7 -8762.49 16148.3 -9412.73 16148.3



gen			define			undefined				Fined un
	Proce	essor Ball Informatio	n		ined	nuc		int		
		INOC			deliii			Cult		
	· ne			41	11110			110		
	Tabl	le 9-1. Process	sor Ball List				69			
4 nu	· iau	IC J I. Pluces	Joi Dall LISU	(Silect ZZ	JI 41)		100			1
defined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	a und
		RSVD	19e.			16/11/1		-12013.7	16148.3	eineo.
		VCCGT				uno		-12663.9	16148.3	SIL
		VCCGT			ane C			-13314.2	16097.5	
	BJ7	DDR1_DQ[15] / DDR0_DQ[31]			deilli	DDR1_DQ[15]	DDR0_DQ[31]	9403.08	16179.55	
	ВЈ8	DDR1_DQ[11] / DDR0_DQ[27]		ed	Un	DDR1_DQ[11]	DDR0_DQ[27]	8752.84	16179.55	
711	ВЈ9	DDR1_DQSP[1] / DDR0_DQSP[3]		Yellin		DDR1_DQSP[1]	DDR0_DQSP[3]	8102.6	16179.55	
ed w		DDR0_DQ5F[3]	۸ ۱	100			100611	13314.17	16722.34	-
efill		VSS	ci/lea					5415.28	16412.72	110
) -		VSS	"delli.			i dine		4500.88	16412.72	ined "
		VSS				"uge,		3713.48	16412.72	efill
		RSVD_TP			. 0	90.		2926.08	16412.72	
		VCCOPC			46/11/16			2138.68	16412.72	-
		VSS			11100			1351.28	16412.72	-
		VCCOPC						563.88	16412.72	-
.4	AG.	DDR0_DQ[15]		48tive.			21112	12663.93	16285.46	-
ed u		VCCOPC	4.	UNO			voe _{II} .	-223.52	16412.72	-
efine		RSVD					9 1111	-1010.92	16412.72	
O.		VSS	Ye _{ll} ,			2013		-1010.92	16412.72	ed u
		RSVD	and			"VGEII"		-1798.32	16412.72	iefine
		RSVD_TP				9011.		-2585.72		O
		76,			0112			-33/3.12	16412.72	_
		VSS			"YOE"				16412.72	_
		RSVD			9 111.			-4947.92	16412.72	_
	Ye.	RSVD		Sing	7			-5735.32	16412.72	-
-41		RSVD		"uge.			Aefill'	-6522.72	16412.72	1
idefined i		VSS	-0	70.			June	-7518.4	16421.1	1
ge,		DDR0_DQSP[1]	defile			200	S _O	12013.69	16285.46	6
		DDR0_DQ[12]	Auge.			defill		11363.45	16285.46	1efined i
		DDR0_DQ[13]				Juna		10713.21	16285.46	uge.
	BL11	DDR1_DQ[9] /			Aeii	DDR1_DQ[9]	DDR0_DQ[25]	10062.97 6863.08	16285.46 17062.96	•
	BL12	DDR0_DQ[25] DDR1_DQ[8] / DDR0_DQ[24]			ed mo	DDR1_DQ[8]	DDR0_DQ[24]	6075.68	17062.96	-
		VSS		defile			25.1	5288.28	17062.96	-
_		VCC_OPC_1P8		· IIIO			"Joeth	4500.88	17062.96	-
Gines		VCCOPC_SENSE		0			4000	3713.48	17062.96	-
uge.		VCCOPC	deilli			6/1	Ver.	2926.08	17062.96	60
Indefined		VCCOPC				~qe1		2138.68		istine
	Datas	heet, Volume 1 of 2		. Ndefi	ned undef	ined	, ef	ined un	defined 153	undefi
				eg m			· IIIO			
16/11/1			440	(e ⁻			9			



Table 9-1. Processor Ball List (Sheet 23 of 41) Sall Name			indefine			adefine				lefined u
Ball # Ball Name DDR3 LPDDR3 DDR4 Interleaved (ILL)	(ntel			define	dune	Process	or Ball Infe		36,
Bail a Bail Name	£(1)	Veg m.			nuor			, nuger		
Ball # Ball Name DDR3 LPDDR3 DDR4 MICHAEL Interleaved MILL 1351.28 17062.96 BL18 VCCOPC	Tal	ole 9-1. Proces	sor Ball List							
BL19	Ball #	Ball Name	DDR3	LPDDR3	DDR4		interleaved			
BL2 DDR0_DQ[10] 12663.93 17123.66 BL20 VCCOPC -223.52 17962.96 BL21 VCCOPC -1010.95 BL22 RSVD -11798.32 17062.96 BL23 RSVD -2585.72 17062.96 BL24 RSVD -2585.72 17062.96 BL25 RSVD -3373.12 17062.96 BL26 RSVD -4947.92 17062.96 BL27 RSVD -4947.92 17062.96 BL28 RSVD -5735.32 17062.96 BL28 RSVD -5735.32 17062.96 BL29 VSS -7310.12 17062.96 BL29 VSS -7310.12 17062.96 BL30 DR0_DQSN[1] -12013.69 17072.86 BL30 DR0_DQSN[1] -12013.69 17072.86 BL31 RSVD -8762.49 16935.7 BL31 RSVD -8762.49 16935.7 BL32 RSVD -10063 16935.7 BL34 RSVD -10063 16935.7 BL35 VSS -1310.37 16935.7 BL36 VCCGT -12013.7 16935.7 BL37 VCCGT -12013.7 16935.7 BL38 VSS -13131.2 17072.86 BL4 DDR0_DQ[8] -13314.2 16968.04 BL4 DDR0_DQ[8] -13314.2 17072.86 BL5 DDR1_DQ[8] -13314.2 17072.86 BL6 VSS -13314.2 17072.86 BL7 DDR1_DQ[8] -13314.2 17072.86 BL8 DDR1_DQ[8] -13314.7 17072.86 BL9 DDR1_DQ[8] -13314.7 17072.86 BL9 DDR1_DQ[8] -13314.7 17072.86 BL9 DDR1_DQ[8] -13314.7 17092.86 BM15 VSSOPC_SENSE -808.88 17713.2 BM16 VSSOPC_SENSE -808.88 17713.2 BM16 VSSOPC_SENSE -808.88 17713.2 BM16 VSSOPC_SENSE -808.88 17713.2 BM16 VSSOPC_SENSE -808.88 17713.2	BL18	VCCOPC	"uge,			18/11/2		1351.28	17062.96	"ined
BL20 VCCOPC	BL19	VCCOPC	0.			uno		563.88	17062.96	96 _{//} ,
BL21 VCCOPC	BL2	DDR0_DQ[10]			0	6,0		12663.93	17123.66	
BL22 RSVD	BL20	VCCOPC			Aeill.			-223.52	17062.96	
BL23 RSVD	BL21	VCCOPC			Un			-1010.92	17062.96	
BL24 RSVD	BL22	RSVD		eine	0.			-1798.32	17062.96	
BL25 RSVD BL26 RSVD BL27 RSVD BL28 RSVD BL28 RSVD BL29 VSS BL30 DR0_DQSN[1] BL30 PROC_PREQ# BL31 RSVD BL32 PROC_TDI BL32 RSVD BL33 RSVD BL34 RSVD BL35 RSVD BL36 RSVD BL37 RSVD BL38 RSVD BL30 PROC_PREQ# BL30 PROC_TDI BL31 RSVD BL31 RSVD BL32 PROC_TDI BL32 PROC_TDI BL33 RSVD_TP BL34 RSVD BL36 RSVD BL37 RSVD BL37 RSVD BL38 RSVD BL38 RSVD BL39 RSVD_TP BL30 RSVD BL31 RSVD BL31 RSVD BL32 RSVD BL32 RSVD_TP BL34 RSVD BL35 RSVD BL36 RSVD BL37 RSVD BL38 RSVD BL39 RSVD BL30 RSVD BL30 RSVD BL31 RSVD BL31 RSVD BL32 RSVD BL32 RSVD BL34 RSVD BL36 RSVD BL37 RSVD BL38 RSVD BL38 RSVD BL39 RSVD BL39 RSVD BL30 RSV BL30 RS	BL23	RSVD		dell			in in	-2585.72	17062.96	
BL26 RSVD	BL24	RSVD		n,			1100			
BL27 RSVD			sine				ed a			۷
BL28 RSVD BL29 VSS BL3 DDR0_DQSN[1] BL30 PROC_PREQ# BL31 RSVD BL31 RSVD BL32 PROC_TDI BL33 RSVD BL33 RSVD BL33 RSVD BL34 RSVD BL35 PROC_TDI BL36 PROC_TDI BL37 RSVD BL38 RSVD BL38 RSVD BL39 RSVD BL39 RSVD BL30 PROC_TDI BL31 RSVD BL31 RSVD BL32 RSVD BL33 RSVD BL34 RSVD BL35 VSS BL36 VCCGT BL37 VCCGT BL38 VSS BL39 VCCGT BL39 RSVS BL39 RSVS BL39 RSVS BL39 RSVD BL30 RSVD BL30 RSVD BL30 RSVD BL31 RSVD BL31 RSVD BL32 RSVD BL33 RSVD BL35 RSVD BL36 RSVD BL37 RSVD BL37 RSVD BL38 RSVD BL39 RSVD BL39 RSVD BL30 RSVD BL3	BL26		"uge.			16/11				eine ^C
BL29 VSS BL3 DR0_DQSN[1] BL30 PROC_PREQ# BL31 RSVD BL31 RSVD BL32 PROC_TDI BL33 RSVD BL33 RSVD BL34 RSVD BL35 VSS BL35 VSS BL36 VCCGT BL37 VCCGT BL38 VSS BL38 VSS BL39 DR0_DQ[8] BL40 DR0_DQ[8] BL50 DR0_DQ[9] BL50 DR0_DQ[9] BL60 DDR1_DQ[10] / DDR0_DQ[26] BL70 DDR1_DQ[10] / DDR0_DQ[26] BL80 DDR1_DQ[11] / DDR0_DQ[26] BL9 DDR1_DQ[N]] / DDR1_DQSN[1] / DDR0_DQ[1] BL9 DDR1_DQSN[1] / DDR0_DQ[1] BM1 DR0_DQ[1] BM1 DR0_DQ	BL27	RSVD	0.			, uno		-5735.32	17062.96	9611.
BL3 DDR0_DQSN[1] 12013.69 17072.86 BL30 PROC_PREQ# 8112.25 16935.7 BL31 RSVD 8762.49 16935.7 BL32 PROC_TDI 9412.73 16935.7 BL33 RSVD_TP 10713.2 16935.7 BL34 RSVD 10713.2 16935.7 BL35 VSS 11363.5 16935.7 BL36 VCCGT 112013.7 16935.7 BL37 VCCGT 112013.7 16935.7 BL38 VSS 11363.5 16935.7 BL38 VSS 11363.5 16935.7 BL39 VSS 11363.5 16935.7 BL39 VCCGT 112013.7 16935.7 BL30 VCCGT 112013.7 16935.7 1693					. 4. 4	eo.			A *	
BL30 PROC_PREQ#					deti				6/1/1	
BL31 RSVD -8762.49 16935.7					4 1111			.00		
BL32 PROC_TDI	76	3		01:5	Sr.			00	16935.7	
BL33 RSVD_TP	BL31	RSVD		deli			Tile i	-8762.49	16935.7	
BL34 RSVD	100			9 11.			11000			
BL35 VSS			sine				ed			
BL36 VCCGT			"uge,			10/1				Surs
BL37 VCCGT		0	900			uno				"gezz.
BL38 VSS		VCCGT			.*	Ve _O				11.
BL4 DDR0_DQ[8] 11363.45 17072.86 BL5 DDR0_DQ[9] 10713.21 17072.86 BL6 VSS 10062.97 17123.66 BL7 DDR1_DQ[14] / DDR0_DQ[30] 9326.88 17068.55 DDR0_DQ[30] DDR1_DQ[10] DDR0_DQ[26] 8437.88 17062.96 BL8 DDR1_DQSN[1] / DDR0_DQ[26] DDR1_DQSN[1] DDR0_DQSN[3] 7650.48 17062.96 BL9 DDR1_DQSN[1] / DDR0_DQSN[3] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] DDR0_DQSN[3] 7650.48 17062.96 BM1 VSS 6863.08 17713.2 BM12 VSS 6863.08 17713.2 BM13 VSS 6075.68 17713.2 BM14 VCC_OPC_IP8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BL37				Ye				8/11.	
BL5 DDR0_DQ[9] 10713.21 17072.86 BL6 VSS 10062.97 17123.66 BL7 DDR1_DQ[14] / DDR0_DQ[30] DDR1_DQ[14] DDR0_DQ[30] 9326.88 17068.55 BL8 DDR1_DQ[10] / DDR0_DQ[26] DDR1_DQ[10] DDR0_DQ[26] 8437.88 17062.96 BL9 DDR1_DQSN[1] / DDR0_DQSN[3] DDR1_DQSN[1] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQ[11] 13314.17 17499.58 BM11 VSS 6863.08 17713.2 BM12 VSS 6075.68 17713.2 BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_IP8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BL38				7 Alue				16862.04	
BL6 VSS 10062.97 17123.66 BL7 DDR1_DQ[14] / DDR0_DQ[30] 9326.88 17068.55 BL8 DDR1_DQ[10] / DDR0_DQ[26] DDR1_DQ[10] DDR0_DQ[26] 8437.88 17062.96 BL9 DDR1_DQSN[1] / DDR0_DQSN[3] DDR1_DQSN[1] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] 13314.17 17499.58 BM11 VSS 6863.08 17713.2 BM12 VSS 6075.68 17713.2 BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BL4	6 5.		41	len -			20		
BL7 DDR1_DQ[14] / DDR0_DQ[30] DDR1_DQ[14] DDR0_DQ[30] 9326.88 17068.55 BL8 DDR1_DQ[10] / DDR0_DQ[26] DDR1_DQ[10] DDR0_DQ[26] 8437.88 17062.96 BL9 DDR1_DQSN[1] / DDR0_DQSN[3] DDR1_DQSN[1] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] DDR0_DQSN[1] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] DDR0_DQSN[3] 7650.48 17062.96 BM11 VSS 6863.08 17713.2 BM12 VSS 6675.68 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2				ye,			170			
BL9 DDR1_DQSN[1] / DDR0_DQSN[3] DDR1_DQSN[1] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] 13314.17 17499.58 BM11 VSS 6863.08 17713.2 BM12 VSS 6075.68 17713.2 BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BL6			9 111.			"Light			
BL9 DDR1_DQSN[1] / DDR0_DQSN[3] DDR1_DQSN[1] DDR0_DQSN[3] 7650.48 17062.96 BM1 DDR0_DQSN[3] 13314.17 17499.58 BM11 VSS 6863.08 17713.2 BM12 VSS 6075.68 17713.2 BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BL7	DDR1_DQ[14] /	2/12	6		DDR1_DQ[14]	DDR0_DQ[30]	9326.88	17068.55	
DDR0_DQSN[3] 13314.17 17499.58 BM1 DDR0_DQ[11] 13314.17 17499.58 BM11 VSS 6863.08 17713.2 BM12 VSS 6075.68 17713.2 BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2		DDR1_DQ[10] / DDR0_DQ[26]	4 nuger			1000				defin
BM1 DDR0_DQ[11] 13314.17 17499.58 BM11 VSS 6863.08 17713.2 BM12 VSS 6075.68 17713.2 BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BL9	DDR1_DQSN[1] / DDR0_DQSN[3]				DDR1_DQSN[1]	DDR0_DQSN[3]	7650.48	17062.96	nu _r
BM12 VSS 6075.68 17713.2 BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BM1	AV.			76			13314.17	17499.58	
BM13 VSS 5288.28 17713.2 BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BM11	VSS			4 1100			6863.08	17713.2	1
BM14 VCC_OPC_1P8 4500.88 17713.2 BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BM12	VSS		e.c.	USO			6075.68	17713.2	1
BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2	BM13	VSS		~9et				5288.28	17713.2	1
BM15 VSSEOPIO_SENSE 3713.48 17713.2 BM16 VSSOPC_SENSE 2926.08 17713.2 BM17 VCCOPC 2138.68 17713.2 Datasheet, Volume 1 of 2	BM14	VCC_OPC_1P8		9 1111			inde	4500.88	17713.2	1
BM16 VSSOPC_SENSE 2926.08 17713.2 BM17 VCCOPC 2138.68 17713.2 Datasheet, Volume 1 of 2	BM15	VSSEOPIO_SENSE	6/1	10			ed a	3713.48	17713.2	1
BM17 VCCOPC 2138.68 17713.2 Datasheet, Volume 1 of 2	BM16	VSSOPC_SENSE	"uge,			10		2926.08	17713.2	23.5
Datasheet, Volume 1 of 2	BM17	VCCOPC	900			INO		2138.68	17713.2	deill
	BM13 BM14 BM15 BM16	VSS VCC_OPC_1P8 VSSEOPIO_SENSE VSSOPC_SENSE	ed undefil	Jed under		efined unde		5288.28 4500.88 3713.48 2926.08 2138.68	17713.2 17713.2 17713.2 17713.2 17713.2	d ur
	4 U	,		inde	, ·			Sill.		
ined undefined u				eg n.			, "IUO			



Table 9-1.

		define			Hefined			
Proc	essor Ball Information	on		undefined	uncie		(int	
	unde			defill			Cille	
			6				IN	
Tab	le 9-1. Proces	ssor Ball List				ined		
Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_ (um
BM18	VSS	196illi			Silver		1351.28	17713.
BM19	CFG[12]				inde		563.88	17713.
ВМ2	VSS				Ò		12351.51	17738.
BM20	CFG[5]			46,111			-223.52	17713
BM21	VSS			nue			-1010.92	17713
BM22	RSVD		ineo				-1798.32	17713
BM23	VSS		4eil			"ille"	-2585.72	17713
BM24	RSVD	Α'				"UQIG	-3373.12	17713
BM25	VSS	eineo.			0	9 4.	-4160.52	17713
BM26	VSS	"gerri			ieline		-4947.92	17713
BM27	VSS	4,,			Inde		-5735.32	17713
BM28	VSS				20		-6522.72	17713
BM29	VSS			46/11/1			-7310.12	17713
ВМ3	VSS			uno			11701.27	17814
ВМ30	CATERR#		::08				-8097.52	17713
BM31	BPM#[2]		Yell			FINE	-8884.92	17713
BM33	RSVD_TP		Un			nde)	-9672.32	17713
BM34	PM_SYNC	cinec				9 77	-10459.7	17713
BM35	VSS	delli			inii)		-11247.1	17713
BM36	VCCGT	O'			inde		-12013.7	17672
BM37	VCCGT				60		-12663.9	17672
BM38	VSS			46/1/			-13314.2	17573
BM5	VSS			· nuo			10788.9	17814
BM6	VSS		.:.0	, o			10144.76	17916
ВМ7	VSS		46111			7/3	9225.28	17713
BM8	VSS		Un			inde!	8437.88	17713
ВМ9	VSS	sine				od W	7650.48	17713
BN1	PROC_SELECT#	dei			117		13314.17	18299
BN11	DDR1_DQ[5] / DDR0_DQ[21]	duit			DDR1_DQ[5]	DDR0_DQ[21]	6863.08	18363
BN12	VSS				veg .		6075.68	18363
BN13	DDR_VREF_CA			76/			5288.28	18363
BN14	VSS	+		4 1100			4500.88	18363
BN15	VCCEOPIO_SENSE		240	S _C			3713.48	18363
BN16	RSVD		~qe_iii			130	2926.08	18363
BN17	VCCOPC		9711			"IUGE.	2138.68	18363
BN18	VSS	1113				·60 n.	1351.28	18363
BN19	VSS	"uge,			deti		563.88	18363
BN2	VSS	9	led undefi				12663.93	18327



		indefine			adefined				efined u
(i	ntel			efine	d undefined	Process	or Ball Info	1100	
	et ult		۸	unde			indefi		
Tab	le 9-1. Proces	sor Ball List							
Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
BN20	VSS	"uge,			18/11/19		-223.52	18363.44	eined.
BN21	VSS	Ŋ.,			uno		-1010.92	18363.44	9e,,,
BN22	CFG[18]			0	8,0		-1798.32	18363.44	
BN23	CFG[17]			46illi			-2585.72	18363.44	
BN24	VSS			y un			-3373.12	18363.44	
BN25	CFG[0]		eine	O.			-4160.52	18363.44	
BN26	CFG[2]		gen			in in	-4947.92	18363.44	
BN27	CFG[1]		n.			inde	-5735.32	18363.44	
BN28	CFG[3]	sine.			-	ed	-6522.72	18363.44	\$
BN29	VSS	"uge,			46/11		-7310.12	18363.44	eineo.
BN3	DDR0_DQ[7]	O.			· IIVas		12014.2	18387.06	deili
BN30	VSS				eq.		-8097.52	18363.44	
BN31	VSS			46iii			-8884.92	18363.44]
BN33	RSVD			, una			-9672.32	18363.44	1
BN34	VSS			30			-10459.7	18363.44	1
BN35	RSVD		detti			113-	-11247.6	18363.44	1
BN36	VCCGT		A UN			'vge,	-11999.5	18323.81	1
BN37	VCCGT	30113	3			97	-12651.2	18350.48	
BN38	VCCGT	"Yej			i All	No.	-13314.2	18284.7	
BN4	VSS	1011			"Uge,		11208.51	18314.92	defills
BN5	DDR0_DQ[4]	<i>y</i>			60		10566.4	18478.5	100
BN7	VSS			io.			9225.28	18363.44	1
BN8	DDR1_DQ[7] /			Inde	DDR1_DQ[7]	DDR0_DQ[23]	8437.88	18363.44	
DNIG	DDR0_DQ[23]		4	eg v			7650.40	10262.11	
BN9	VSS		AGÍÍ!			e^	7650.48	18363.44	
BP1	NCTF		uno		DD04 D0543	DDDC DCCCC	13314.17	19023.58	
BP11 BP12 BP13	DDR1_DQ[4] / DDR0_DQ[20]	440			DDR1_DQ[4]	DDR0_DQ[20]	6863.08	19013.68	
BP12	VSS	delil				No	6075.68	19013.68	indefine
BP13	DDR0_VREF_DQ	7 1112			"UQE		5288.28	19013.68	46. JUL
BP14	VSS	30			eg m		4500.88	19013.68	nivor.
BP15	VCCEOPIO				In		3713.48	19013.68	
BP16	RSVD			inde			2926.08	19013.68	1
BP17	RSVD			eq n			2138.68	19013.68	
BP18	VSS		lo!	100			1351.28	19013.68	
BP19	CFG[14]		Inde			76	563.88	19013.68	
BP2	DDR0_DQ[6]		60,			4 11/10	12486.13	18965.42	
BP2 BP20 BP21	CFG[7]	46/14	*			eineu	-223.52	19013.68	undefin
BP21	vss defined undefil			ined und	-96		-1010.92	19013.68	7113



		71.	define			undefined				tined un
	Proce	essor Ball Informatio	n		eined	Unc		(int		
		unoc			dein					
				9/	71.			ING		
nd n	Tabl	le 9-1. Proces	sor Ball List				ined			
od un.				490			Non-]
lefined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	interleaved (NIL)	PIN_X (um)	PIN_Y (um)	ind on the second
		CFG[19]	46,111.			sine	(/	-1798.32	19013.68	ed
		CFG[16]				1096,		-2585.72	19013.68	Sille
	BP24	VSS			0			-3373.12	19013.68	
	BP25	OPCE_RCOMP2			10th			-4160.52	19013.68	
		VSS			Inde			-4947.92	19013.68	
	BP27	PROC_PRDY#		ed	0.			-5735.32	19013.68	
	76,	PROC_TMS		16/1/1			eine (-6522.72	19013.68	
eg n.		VSS		1170			ogeil.	-7310.12	19013.68	
		DDR0_DQ[2]	ed				1111	11831.32	19019.52	.0
O -		PROC_TRST#	76,11,			SILLS	Ψ.	-8097.52	19013.68	ed un
		PM_DOWN	100			"Yej.		-8884.92	19013.68	efine
		VSS				0111,		-9672.32	19013.68	76
		VSS			-::106			-10459.7	19013.68	
		RESET#			"uge,			-11247.1	19013.68	
		VCCGT			, U.			-12374.4	18942.56	
	76,	VCCGT		Sine				-13314.2	18995.9	
- d U	-	DDR0_DQSP[0]		11.9e.			AGÍII.	10939.78	19037.3	
		DDR0_DQ3F[0]	69.0	0.			" ALO.			
			Silve			0	O	10020.3	18973.8	90
		VSS	1000			DDD1 - DO[6]	DDD0 D0[33]	9225.28	19013.68	sine
	BP8	DDR1_DQ[6] / DDR0_DQ[22]				DDR1_DQ[6]	DDR0_DQ[22]	8437.88	19013.68	ge,
	BP9	DDR1_DQSN[0] / DDR0_DQSN[2]			2/2	DDR1_DQSN[0]	DDR0_DQSN[2]	7650.48	19013.68	
		RSVD_TP			~0e11.			13314.17	19747.74	
		DDR1_DQ[1] /			971,	DDR1_DQ[1]	DDR0_DQ[17]	6863.08	19663.92	
	46,	DDR0_DQ[17]		ein ^e		551(1_50[1]	55110_50[17]	60		
41	Ja.	VSS		ode.			ie fil	6075.68	19663.92	
	BR13	DDR1_VREF_DQ		70,			ino	5288.28	19663.92	
efined		VSS	sine				ed	4500.88	19663.92	A 1
		VCCEOPIO	"Uqe,			4efil		3713.48	19663.92	defined i
		RSVD				un		2926.08	19663.92	uger.
		RSVD			2.51	(eo		2138.68	19663.92	
	BR18	VSS			dell			1351.28	19663.92	
		CFG[13]			A Ullio			563.88	19663.92	
	BR2	NCTF		27/2	S			12595.48	19619.47	
	BR20	CFG[4]		"del			190	-223.52	19663.92	
	BR21	VSS		9 011			INGE	-1010.92	19663.92	
defineo	BR22	CFG[9]	Silve	9			eq.	-1798.32	19663.92	۸
	BR23	CFG[8]	"uge,			1894		-2585.72	19663.92	"ineo
	BR24	VSS	90,			11100		-3373.12	19663.92	geri.
sefiner	Datas	heet, Volume 1 of 2		ii)	ned under	ineo		sed un	19663.92	
	nue			"uge"				111.		
ine!				eg n.			11100			



SIL			ndefine			defined				Jefined un
	ζĺ	ntel			iefine	d undefined	Process	or Ball Infe		ye.
	10							d undef		
ined un	Ball #	le 9-1. Process	DDR3	LPDDR3	of 41)	Interleaved (IL)	Non- interleaved	PIN_X	PIN_Y (um)	
Je,,	DDDE	OPCE_RCOMP	ine			(IL)	(NIL)	(um)		od ur
	BR25 BR26	VSS A	1100			gein.		-4160.52 -4947.92	19663.92 19663.92	stines
	BR27	BPM#[0]				Julia		-5735.32	19663.92	96.
	BR28	PROC_TCK			410			-6522.72	19663.92	_
	BR29	VSS			"Uge,			-7310.12	19663.92	4
	BR3	DDR0_DQ[3]			7011			11927.33	19663.92	_
	BR30	PROCHOT#		- dille				-8097.52	19663.92	-
10	BR31	RSVD		"Uge.			4efill	-8884.92	19663.92	_
"ine"	BR33	SKTOCC#	- 03	<u> </u>			7 1100	-8884.92 -9672.32	19663.92	-
31	BR34	VSS	76. july 2			27.5	60	-9672.32	19663.92	~6 V
			1100			deili				files
	BR35	RSVD				dun		-11221.7	19663.92	yge.
	BR36	VSS				e		-11879.1	19656.92	<u> </u>
	BR37	VCCGT			"Yei,			-12590.3	19613.12	_
	BR38	NCTFVSS			9 ni.			-13314.2	19722.34	1
	BR5	DDR0_DQSN[0]		2410				11148.06	19669.76	4
۸ ا	BR6	DDR0_DQ[0]		"ge,			Ligar Viller	10121.9	19646.9	_
SILLEO	BR7	VSS	F3	9 11.		BB51 = 55 5	not de la constant	9225.28	19663.92	_
6/,	BR8	DDR1_DQ[3] / DDR0_DQ[19]	iefine			DDR1_DQ[3]	DDR0_DQ[19]	8437.88	19663.92	-8
	BR9	DDR1_DQSP[0] / DDR0_DQSP[2]	4 nuos			DDR1_DQSP[0]	DDR0_DQSP[2]	7650.48	19663.92	defines
	BT11	DDR1_DQ[0] / DDR0_DQ[16]				DDR1_DQ[0]	DDR0_DQ[16]	6863.08	20314.16	NU.
	BT12	VSS			461			6075.68	20314.16	-
	BT13	DDR_VTT_CNTL			11/100			5288.28	20314.16	-
	BT14	VSS		اد م. اد م.	leg .			4500.88	20314.16	-
	BT15	VCCEOPIO		46/1/			<u> </u>	3713.48	20314.16	-
	BT16	RSVD		4 11/10			100°	2926.08	20314.16	-
61111	BT17	RSVD	240	9 <u>0</u>			ed III.	2138.68	20314.16	-
X	BT18	VSS	"uqe _{ill}				100	1351.28	20314.16	- red
	BT19	CFG[15]	7011-			"uge		563.88	20314.16	adefined
	BT2	RSVD_TP				eg a.		12743.18	20314.16	nuc
	BT20	CFG[6]			76			-223.52	20314.16	2
	BT21	VSS			4 Unde			-1010.92	20314.16	1
	BT22	CFG[11]			veg a			-1798.32	20314.16	-
		CFG[10]		AG (10.0			-2585.72	20314.16	-
	BT24	VSS		1 11/100			1706	-3373.12	20314.16	-
define	BT25	CFG_RCOMP	22.1	160			-9 AII.	-4160.52		-
O	BT26	VSS	-ye <u>ill</u>					-4947.92	20314.16	
	BT27	RDM#[1]	7 1100			48	*	-5735.32	20314.16	46,110
	158	defined undefil	<i>\</i> ∞		ined und	efined L		asheet, Volu	me 1 of 2	d undefine
	ed un			ed unde			ind	efined u		
			45	ve-			900			



Table 9-1.

		71.	define			undefined				fined un
	Proce	essor Ball Informatio	n		stined	Unic		(int		
		d une			nuge.			Jeff!		
_	eline						60	Ulli		
, uno	Tab	le 9-1. Proces	sor Ball List	: (Sheet 28	of 41)	T	sines		1	7
fined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	4 un
	DIZO	PROC_TDO	19e.			46		-6522.72	20314.16	eineo.
		OPC_RCOMP				uno		-7310.12	20314.16	SIL
		NCTFVSS			00	0		12019.28	20314.16	
		BPM#[3]			Ye,III.			-8097.52	20314.16	
		PROCPWRGD			Ulli			-8859.52	20314.16	
	76,	VSS		eineu				-9608.82	20314.16	
' ' '		PECI		79e,			fine	-10383.5	20314.16	
UR		NCTFVSS	'ه۔	7.			Mos	-11183.6	20314.16	
		NCTFVSS	sine			0	0	-11996.4	20314.16	4 11
		VCCGT	uge.			Jefill.		-12722.4	20314.16	eiuer.
		NCTFVSS	<i>y</i> .			, uno		11295.38	20314.16	e,
		VSS			0	50		10495.28	20314.16	
		DDR0_DQ[1]			46 _{ll}			9720.58	20314.16	
	BT8	DDR1_DQ[2] / DDR0_DQ[18]			Une	DDR1_DQ[2]	DDR0_DQ[18]	8666.48	20314.16	
		VSS		:ine	,			7650.48	20314.16	
, 0	C1	NCTF		.70e/.			i efin	13314.17	-19047	_
UEO,	C10	PEG_TXP[15]	60				Inde	7421.37	-19013.7	
	C11	VSS	Silver				30.	6633.97	-19013.7	77
	C12	PEG_TXP[13]	1000			46411		5846.57	-19013.7	eineu.
	C13	VSS	0,			, und		5059.17	-19013.7	ge,
	C14	PEG_TXP[11]			/4C	(EC		4271.77	-19013.7	-
	C15	VSS			udeil.			3484.37	-19013.7	-
	C16	PEG_TXP[9]			7 11/10			2696.97	-19013.7	-
	C17	VSS		1712	,			1909.57	-19013.7	-
	C18	PEG_TXN[7]		"qe,			11791	1122.17	-19013.7	_
Jeo,	C19	VSS		777.			INO	334.77	-19013.7	_
,	C2	NCTFVSS	define				69	12615.67	-18952.7	A.
led !	C20	PEG_TXN[5]	"Uge.			46/11		-452.63	-19013.7	1efined
	C21	VSS)			1 11100		-1240.03	-19013.7	ger
	C22	PEG_TXN[3]			12	Ve _O		-2027.43	-19013.7	
	C23	VSS			inde ⁱ			-2814.83	-19013.7	1
	C24	PEG_TXN[1]			4000			-3602.23	-19013.7	1
	C25	VSS		27/2	67			-4389.63	-19013.7	1
_	C26	EDP_AUXP		"Uqeji			181	-5177.03	-19013.7	1
ined	C27	VSS		971.			11000	-5964.43	-19013.7	1
, -	C28	EDP_TXP[3]	ring				seg .	-6751.83	-19013.7	
	C29	VSS	11000.			deli		-7539.23	-19013.7	eine,
	C30	RSVD	9.7.			AV		-8326.63	-19013.7	"gen
·	Datas	sheet, Volume 1 of 2		ed undefi	ned under	ines	ø	ined un	defined 159	.
stined	und		.a d	ed unoc			d unde	//.		



			ndefine			adefined				Jefined u
((ir	ntel)			efine	d undefined	Process	or Ball Info		96,
		A Ultra		4	nuge			ndef		
10	U_{II}		sor Ball List				00	d un		
ined UI	II #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
C31	L	VSS	"Joeill			iefine		-9114.03	-19013.7	aned '
C33	3 [DDI3_TXP[3]	0.,			11000		-9901.43	-19013.7	Ye,III.
C34	1 [DDI3_TXP[0]			0	O		-10697	-19024.6	
C36	5 1	PCI_BCLKN			46,111			-11831.3	-18925.8	
C37	7	VSS			1 nu			-12594.1	-18911.8	
C38	3 1	NCTF		"ine	<u></u>			-13314.2	-18980.2	1
C5	'	VSS		9611			rin'	10570.97	-19013.7	
C6	ı	DMI_TXP[1]	2	Ulli			11000	9783.57	-19013.7	1
C8	1	VSS	"ine				900.	8996.17	-19013.7	
C9	1	VSS	"ger,			iefin		8208.77	-19013.7	ined
D1	I	RSVD_TP	O.,			11/10/6		13314.17	-18323.1	Yelli.
D10)	VSS				ed		7421.37	-18363.4	
D11	1	PEG_RXP[14]			16/19			6633.97	-18363.4	1
D12	2 1	VSS			11100			5846.57	-18363.4	1
D13	3	PEG_RXP[12]			30			5059.17	-18363.4	1
D14	1	VSS		46/11			7/2	4271.77	-18363.4	1
D15	5 1	PEG_RXP[10]		1 11/10			~qe	3484.37	-18363.4	1
D16		VSS	ine	0			9411.	2696.97	-18363.4	1
D17	7	PEG_RXP[8]	46,111			113.		1909.57	-18363.4	-0
D18		VSS	1 nu			.4961.		1122.17	-18363.4	46/11/10
D19	9 1	PEG_RXN[6]	<i>-</i>			60 ///		334.77	-18363.4	NO
D20		VSS						-452.63	-18363.4	
D21		PEG_RXN[4]			"Inge.			-1240.03	-18363.4	-
D22		VSS			69 0.			-2027.43	-18363.4	-
D23	769	PEG_RXN[2]		1011			_ ^ L	-2814.83	-18363.4	-
1 1 1	~	VSS		11100			- dell	-3602.23	-18363.4	-
D24 D25 D26		PEG_RXN[0]		69 ~			4400	-4389.63	-18363.4	-
D26		VSS	defill			20	USO,	-5177.03	-18363.4	undefine
D27		DDI1_AUXP	1 1100-			inder	•	-5964.43	-18363.4	- Gin
D28		VSS	30					-6751.83	-18363.4	"Wole,
D29		EDP_TXP[0]			1	uso,		-7539.23	-18363.4	
D3		VSS			1796			12080.75	-18491.7	-
		200			90,0,,				0.	-
D30	20	VSS CLK24N		· ·	00			-8326.63 -9114.03	-18363.4	_
D31		VSS		ge,			26	1.	-18363.4	4
D33				90.			· unor	-9901.43	-18363.4	4
D35 D35 D35		DDI3_TXN[0]	Sil				ineo	-10688.8	-18363.4	4
D35		PCI_BCLKP	1000			76	(11.	-11341.1	-18453.1	273
1	.60	eDP_RCOMP	leg n.	ned unde	ined und	efined uns	Data	-12288.5		d undefin
. ned	nug			d unde			ind!	efined L		
i cilii							ad un			



			define			undefined				fined un
	Proce	ssor Ball Informatio	n		sined	nuc.		(int		
		Unc			iuge,			efil		
	filus,						A	nu		
inde	Tabl	e 9-1. Process	sor Ball List	(Sheet 30	of 41)					
ined unde	all #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	מנט .
D	38	NCTFVSS	gein			iefine		-13314.2	-18217.6	aned.
D	4	DMI_TXP[3]				ILO		11420.09	-18659.6	Sil.
D	5	DMI_RXP[2]			· vec			10570.97	-18363.4	
D	6	VSS			46illi			9783.57	-18363.4	
D	8	DMI_RXP[0]			Uno			8996.17	-18363.4	_
D	9	VSS		" Vea				8208.77	-18363.4	
E	1	RSVD_TP		Yell			-fine	13314.17	-17535.7	
eg E	10	PEG_RXN[15]	١ ٨	74.			"UQG,	7421.37	-17713.2	1
E	11	PEG_RXN[14]	ciUe _O				700	6633.97	-17713.2	
E	12	PEG_RXN[13]	"Yej			Gillie		5846.57	-17713.2	.veg
Е	13	PEG_RXN[12]				"Uge		5059.17	-17713.2	efill
E	14	PEG_RXN[11]			.0	Ò		4271.77	-17713.2	
E	15	PEG_RXN[10]			i eline			3484.37	-17713.2	
E	16	PEG_RXN[9]			1100			2696.97	-17713.2	
E	17	PEG_RXN[8]		eine	,			1909.57	-17713.2	
E		PEG_RXP[7]		46/11/2			2713	1122.17	-17713.2	
O E		PEG_RXP[6]		Uno			adell.	334.77	-17713.2	
E		RSVD_TP	Fineo				7 4111	12663.93	-17840.5	
		PEG_RXP[5]	76,			1113		-452.63	-17713.2	- ed '
		PEG_RXP[4]	O'CO			"Uge,		-1240.03	-17713.2	16fills
E		PEG_RXP[3]				70,0		-2027.43	-17713.2	0.0
		PEG_RXP[2]			100	0		-2814.83	-17713.2	
		PEG_RXP[1]						-3602.23	-17713.2	
		PEG_RXP[0]		-0	9.0			-4389.63	-17713.2	
	76,	DDI2_AUXN		18/10			:::0	-5177.03	-17713.2	
0 E	,	DDI1_AUXN		Unos			- Yejii,	-5964.43	-17713.2	
E		EDP_TXN[1]					7 11/10	-6751.83	-17713.2	
		EDP_TXN[0]	- Hetilus			77/2	e.	-7539.23	-17713.2	60
E		RSVD_TP	nio.			defill		12013.69	-17840.5	lefined
		RSVD	P			og ni.		-8326.63	-17713.2	non
		CLK24P			- 11	\C		-9114.03	-17713.2	1
		DDI3_TXN[2]			"uge,			-9901.43	-17713.2	-
		VSS			90,			-10688.8	-17713.2	4
	76	VSS		Oil Co				-11363.5	-17713.2	1
7 77		DDI2_TXN[3]		111961.			Aefi	-12013.7	-17709.9	1
		DDI2_TXN[3] DDI2_TXP[3]		9 ~			4000	-12663.9	-17709.9	4
E		VSS	76/1//	*		23.2	160	-13314.2	-17417.5	
E.		VSS	1 111000			alei'i	P	11363.45		sine
	Datasl	heet, Volume 1 of 2	<u> </u>	ili.	ned undef	Ineq III.	1	ined un	defined 161	undein
ofined.	ni.			ed nuge.			d undef	111.		



	AV	ugeir			indefine				defined.
(i	ntel			18fine	d undefined	Process	or Ball Infe	.10	
	Cd Uli		۸	nuo			"ugei		
Tab	le 9-1. Process	sor Ball List							
Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
E5	DMI_RXN[2]	"Uge _{ill} "			18films		10570.97	-17713.2	eined
E6	DMI_RXP[1]	O.			uno		9783.57	-17713.2	Jeil.
E8	DMI_RXN[0]			0	O.		8996.17	-17713.2	
E9	VSS			46/III			8208.77	-17713.2	
F10	PEG_RXP[15]			Un			7421.37	-17063	
F11	VSS		eine	<i>y</i> .			6633.97	-17063	
F12	PEG_RXP[13]		ger			nin.	5846.57	-17063	
F13	VSS		n.			Inde	5059.17	-17063	
F14	PEG_RXP[11]	Filler				20	4271.77	-17063	
F15	VSS	"uge.			10/11/		3484.37	-17063	Sine
F16	PEG_RXP[9]	O.			inos		2696.97	-17063	96,III
F17	VSS				ed		1909.57	-17063	
F18	PEG_RXN[7]			46/11			1122.17	-17063	1
F19	VSS			uno			334.77	-17063	
F2	VSS		0	30			12663.93	-17154.7	
F20	PEG_RXN[5]		96/11.			1/2-	-452.63	-17063	1
F21	VSS		4 UM			"Vge,	-1240.03	-17063	
F22	PEG_RXN[3]	ci ne	<u> </u>			977	-2027.43	-17063	
F23	VSS	"Ye_!			(1)	Ye -	-2814.83	-17063	
F24	PEG_RXN[1]	1011			"Uge,		-3602.23	-17063	Aefill.
F25	VSS				60 //		-4389.63	-17063	NO.
F26	DDI2_AUXP			io.	The state of the s		-5177.03	-17063	
F27	VSS			inde			-5964.43	-17063	1
F28	EDP_TXP[1]			eq.			-6751.83	-17063	
F29	VSS		76/1/			e.s	-7539.23	-17063	
4 7 7 7	VSS		11110			~qe/	12013.69	-17154.7	
F30	RSVD		60			4011	-8326.63	-17063	-
F3 F30 F31 F33	VSS	defill	•		€	Ver	-9114.03	-17063	odefil
F33	DDI3_TXP[2]	4 UNC			undel	r	-9901.43	-17063	ie fil
F34	DDI2_TXP[2]	30			reg m.		-10713.2	-16922.5	Inos
F35	DDI2_TXN[2]				W.		-11363.5	-16922.5	
F36	VSS			36,,	,		-12013.7	-16922.5	-
F37	DDI2_TXP[1]			69 n.			-12663.9	-16922.5	-
F4	VSS		(10)	Co			11363.45	-17053.1	_
(GC	VSS		· · · · · · · · · · · · · · · · · · ·			76	10570.97	-17033.1	-
F6 F8 F9	DMI_RXN[1]		Sq.			7 1100	9783.57		_
F8	VSS	10:11	77-			ineo	8996.17	-17041.4	4
F9		' nuge,			. 46	///	8208.77	-17063	132
162	defined undefin	160	ned unde	ined und	efined with	Data	l asheet, Volu	me 1 of 2	d undefi
ined un			od unde	,		ind	efined v		



371.		71.	define			undefined				Hined un
	Proce	essor Ball Informatio	n		afined	unc		(int		
		dune			nuge.			defill		
۸	CTab	le 9-1. Proces	sor Ball List				69	UII.		
4 nuc	Гар	le 9-1. Proces	SOF DAII LIST	. (Sneet 32	01 41)		48,100	1		7
efined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	, un
<i>y</i> *	G1	DDR_RCOMP[0]	19ez			76/11/1		13314.17	-16733	eineo.
	G10	VSS	▶			UNC		7421.37	-16412.7	S
		VCCPLL_OC			· vec			6633.97	-16412.7	
		VSS			46illi			5846.57	-16412.7	
	G13	RSVD		A	nu.			5059.17	-16412.7	
	G14	VSS		eineo				4271.77	-16412.7	
, un		VCCIO		"ye,			dillo	3484.37	-16412.7	
"INEO		VSS	-81	7/1.			inde	2696.97	-16412.7	
	G17	VCCIO	"AIN"			-0.	3	1909.57	-16412.7	4 U
		VSS	uge.			76/11/10		1122.17	-16412.7	"ineo
	G19	VCCIO				uno		334.77	-16412.7	e,,,
	G2	PEG_RCOMP			08	O.		12663.93	-16367.3	
	G20	VSS			46,111			-452.63	-16412.7	
	G21	VCCIO		1	nu			-1240.03	-16412.7	
	G22	VSS		einer)·			-2027.43	-16412.7	
	G23	VSS		96//			0113	-2814.83	-16412.7	
rueg	G24	VSS	Α	nu			"UQE,	-3602.23	-16412.7	_
	G25	PROC_AUDIO_SDI	sinet.				90	-4389.63	-16412.7	
	G26	VSS	"ger			ini)		-5177.03	-16412.7	ined.
	G27	PROC_AUDIO_CLK	O.			117016		-5964.43	-16412.7	46illi
	G28	VSS				e o		-6751.83	-16412.7	
	G29	PROC_AUDIO_SDO			16/1/1			-7539.23	-16412.7	
	G3	RSVD			11/10			12013.69	-16367.3	
	G30	VCCSTG		08	Ġ.			-8326.63	-16412.7	
	G38	DDI2_TXN[1]		4etil.			272	-13314.2	-16642.8	
ed'	G4	VSS		Un.			"VQG"	11363.45	-16367.3	
ined i	G5	VSS	ine.				-0, m	10713.21	-16367.3	
,	G6	VSS	"Veil			16/11		10062.97	-16367.3	defined
	G8	VSS	U			1096		8996.17	-16412.7	Ye, III,
	G9	VSS	<i>y</i> -			60		8208.77	-16412.7	July 1
	H1	DDR_RCOMP[1]			10,11			13314.17	-15870.9	1
	H11	VSS			IIIO			6633.97	-15762.5	1
	H12	VSS			Sq			5846.57	-15762.5	1
	76	VCCST_PWRGD		46/1/			es.	5059.17	-15711.7	-
A		VCCIO_SENSE		1 11101-			~9e ₁₁	4271.77	-15711.7	-
Silve	H15	VCCIO	0	,0			-4011	3484.37	-15711.7	-
efineo	H16	VCCIO	76,11,			6	her	2696.97	-15711.7	-0.
	H17	VCCIO	7 0100			"yel		1909.57		iefino
	Datas	sheet, Volume 1 of 2		i efi	ned undef	ined		iined un	163	undein
1efiner) Or			ed unoc			4 unde			



ed undefined undefineu

	ntel			iefine		Process	or Ball Info	ormation	
	of Mr.			MUOC			def		
life)	10-		ined				d un		
Tab	le 9-1. Proces	sor Ball List	(Sheet 33	of 41)		sine			-
Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
H18	VSS	"uge,			16/11/2		1122.17	-15711.7	eined
H19	VCCIO	0.			· IIIO		334.77	-15711.7	Jeill.
H20	VCCIO				30		-452.63	-15711.7	
H21	VCCIO			46/1/1			-1240.03	-15711.7	
H22	VSS			uno			-2027.43	-15711.7	
H23	PROC_TRIGIN		ine	0			-2814.83	-15711.7	
H24	RSVD		Yelli			7/3-	-3602.23	-15711.7	
H25	VSS	2	Un			"UQGI.	-4389.63	-15711.7	1
H26	VCCIO	c: ne				9 00	-5177.03	-15711.7	1
H27	VCCIO	geili				0	-5964.43	-15711.7	
H28	VccPLL	U			1198.		-6751.83	-15711.7	46,111
H29	VCCSTG				60		-7539.23	-15762.5	10.
H30	VCCST			icilis			-8288.53	-15762.5	1
H32	VSS			Inde			-9412.73	-16135.1	1
H33	DDI2_TXN[0]			69 0			-10063	-16135.1	1
H34	DDI2_TXP[0]		76/10			£3.5	-10713.2	-16135.1	1
H35	VSS		, 1170			adeill.	-11363.5	-16135.1	
H36	DDI1_TXN[2]	0	0			77/100	-12013.7	-16135.1	1
H37	DDI1_TXP[2]	46,111			6/1/2	le.	-12663.9	-16135.1	-
J10	VSS	1 1100			"yesti"		7421.37	-15686.3	'niin'
J14	VSSIO_SENSE	0			-01/1/2		4271.77	-15061.4	"Ude
J14 J15	VCCIO			- 12	Der.		3484.37	-15061.4	+
				149 ₆₎	*			8/11.	_
J16	VCCIO			9 111.			2696.97	-15061.4	_
J17	VCCIO		411				1909.57	-15061.4	_
J18	VSS		"ge,			46	1122.17	-15061.4	_
J19 J2 J20 J21	VCCIO		900			unas	334.77	-15061.4	_
J2	DDR_RCOMP[2]	013	U			ed .	12663.93	-15566.1	defir
J20	VCCIO	udeill			46	17.	-452.63	-15061.4	27/2
	VCCIO	900			uno		-1240.03	-15061.4	"ge,
J22	VSS				veq ,		-2027.43	-15061.4	ni.
J23	PROC_TRIGOUT			76			-2814.83	-15061.4	
J24	RSVD			4 nu			-3602.23	-15061.4	
J25	VSS		e i	ven.			-4389.63	-15061.4	
J26	VCCIO		"ge				-5177.03	-15061.4	
J27	VCCIO		4011			inge	-5964.43	-15061.4	
J28	VccPLL	6/1/2	160			60	-6751.83	-15061.4	
J27 J28 J3 J30	RSVD	indei			.0		12013.69	-15566.1	
J30	VCCSA	90,			inde		-7747	-15146	4efi
164	VCCSA			Fined und	efineo	Data	asheet, Volu	me 1 of 2	d undefi
ined un			ad unde) ·		ind	efined u		
			wer.			900			



Table 9-1.

		711.	define			undefined				tived nu
	Proc	essor Ball Informatio	n		stined	unc		(int		
		4 nuc			iuge,			efil		
	SIIVE						A	nu		
ind	Tab	le 9-1. Proces	sor Ball List	: (Sheet 34	of 41)					
iined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	, עומי
	J31	THERMTRIP#	196,,			10/1/10		-8762.49	-15309.6	ined
	J32	VSS				1100		-9412.73	-15347.7	8111
	J33	VSS			· ve			-10063	-15347.7	
	J34	DDI1_TXN[1]			46,111			-10713.2	-15347.7	
	J35	DDI1_TXP[1]			Ulle			-11363.5	-15347.7	
	J36	VSS		ineo				-12013.7	-15347.7	
Ω_{L}	J37	DDI1_TXP[3]		ger			File	-12663.9	-15347.7	
4	J38	DDI1_TXN[3]	Α'	71.			"Uge	-13314.2	-15601.7	
]4	VSS	*ineu			0.		11363.45	-15566.1	, 1/
	J5	VDDQ	"ge,			18files		10713.21	-15566.1	ined.
	J6	VDDQ				INOS		10062.97	-15566.1	eill
	J7	VSS				Ġ.		9420.86	-15694.9	
	J8	DMI_RXP[3]			16/11/1			8773.16	-15598.4	
	J9	DMI_RXN[3]			1110			8102.6	-15621.3	
	K1	VSS		· ne				13314.17	-14727.9	
	K10	VSS		Yelli			1713	7452.36	-14833.9	
7.0	K11	VSS	<u> </u>	Unc			100e/	6802.12	-14833.9	
	K12	VDDQ	"I'UEO				9.77	6151.88	-14833.9	_
	K13	VCC	'9e,,,			Sill,		5435.6	-15138.4	- ced
	K14	VCC	A.C.			1498.		4851.4	-14656.1	46/11/19
	K2	VSS				9Q ///		12663.93	-14727.9	O
	K29	VCCSA			niio.			-7411.21	-14560.3	
	K3	VSS			"luge			12013.69	-14727.9	
	K30	VCCSA		-0	90.			-8061.45	-14560.3	
	K31	VCCSA		16/11/1			2755	-8762.49	-14560.3	
6	K32	VCCSA		Uno			geil.	-9412.73	-14560.3	
	K33	VCCSA		3			7 0100	-10063	-14560.3	
	K34	VCCSA	adefine			7/2	60	-10713.2	-14560.3	efined
	K35	VCCSA	nu.			defill		-11363.5	-14560.3	iefino
		DDI1_TXP[0]	>			og ni.		-12013.7	-14560.3	NON
	K37	DDI1_TXN[0]			172			-12663.9	-14560.3	1
	K38	VSS			"uge,			-13314.2	-14560.3	+
	K4	VSS			90.			11363.45	-14727.9	1
	K5	VSS		AE THE			A. C.	10713.21	-14727.9	-
60	K6	VDDQ		1 Unde			Aeil	10062.97	-14727.9	-
0	K7	VSS		9 ~			7000	9403.08	-14757.7	4
	K8	VSS	76,(1),			23	ven.	8752.84	-14833.9	
	K9	VSS	1 11000			dell	*	8102.6		sine
·	Datas	sheet. Volume 1 of 2		defi.	ned undef	ineg m.		ined un	165	undein
efined			40	ed uno			dunde			



ned undefined undefineu

		ntel			undefine		Process	sor Ball Info	ormation	
~d	Tabl	e 9-1. Process	sor Ball Li	st (Sheet 35				d ull.		
ined ul	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
Li	1	DDR0_DQ[63] / DDR1_DQ[47]	"Uger			DDR0_DQ[63]	DDR1_DQ[47]	13314.17	-13838.9	ined.
Li		DDR1_DQ[60]	07.			11100		7452.36	-13995.7	geil.
Li		DDR1_DQ[56]			440	0		6802.12	-13995.7	
Li		VDDQ			76,111			6151.88	-13995.7	
Li	13	VCC			A UNC			5501.64	-13995.7	
Li	14	VCC		6106	0			4851.4	-13995.7	
ed VE	2	DDR0_DQ[59] / DDR1_DQ[43]		nugelli		DDR0_DQ[59]	DDR1_DQ[43]	12663.93	-13838.9	
L2	29	VSS	ein ^o	30			9011	-7411.21	-13772.9	
L3	30	VSS	Yelli			213	0	-8061.45	-13772.9	6d
L3	31	VCCSA	UL			"Uge,		-8762.49	-13772.9	18/1/10
L3	32	VCCSA			1	9,41		-9412.73	-13772.9	100
L3	33	VSS			136			-10063	-13772.9	
L3	34	VSS			"uge,			-10713.2	-13772.9	
L3	35	VCCSA			900			-11363.5	-13772.9	
L3	36	VCCSA		1130				-12013.7	-13772.9	
CO L	37	VCCSA		Inde			Aefil!	-12663.9	-13772.9	
Files Li	38	VCCSA		69.0			7000	-13314.2	-13772.9	
L	4	DDR0_DQ[58] / DDR1_DQ[42]	"udetin			DDR0_DQ[58]	DDR1_DQ[42]	11363.45	-13838.9	eine C
L	5	DDR0_DQ[62] /	90,			DDR0_DQ[62]	DDR1_DQ[46]	10713.21	-13838.9	"gein.
Lé		DDR1_DQ[46] VDDQ			.4	hed to		10062.97	-13889.7	11.
		DDR1_DQ[58]			Yel			9403.08	-13919.5	
LE		DDR1_DQ[63]			4000			8752.84	-13970.3	
L		DDR1_DQSP[7]		2.3	Ven			8102.6	-13995.7	
, M		DDR0_DQ[57] / DDR1_DQ[41]		unden		DDR0_DQ[57]	DDR1_DQ[41]	13314.17	-13102.3	
M M		DDR1_DQ[61]		CSC.			9011	7452.36	-13081.3	
М	111	DDR1_DQ[57]	96,			_5	ille.	6802.12	-13081.3	_0
М	112	VSS	4 Une			1496	*	6151.88	-13081.3	ndefine
М	113	VSS			1	60,00		5501.64	-13081.3	UNO
М	114	VSS						4851.4	-13081.3	
М	12	DDR0_DQ[61] / DDR1_DQ[45]			ad unde	DDR0_DQ[61]	DDR1_DQ[45]	12663.93	-13102.3	
М	129	VCCSA		£	ines			-7411.21	-12985.5	
М	130	VCCSA		·vge			10	-8061.45	-12985.5	
M	131	VCCSA		ed vii.			1100	-8762.49	-12985.5	
M M M	132	VCCSA					. veg	-9412.73	-12985.5	
М	133	VCCSA	inde			26		-10063	-12985.5	27/2
	134	vccsa	-9 2.		Fined und	1100	†	-10713.2	-12985.5	461.



Table 9-1.

gem			define			undefined				itined un
	Proce	essor Ball Informatio	n		eined	nuc		(int		<i>.</i>
		Unoc			dein			Cult		
				41	1111			"Was		
	Tah	le 9-1. Proces	sor Ball List				ed	0.		
4 UM	, iau	.c. J. I. Proces	Joi Dall LISC	. (Sincet 30	J1 41)		AS IN		1	7
ndefined und	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	d und
	1133	VCCSA	ge.			16till.		-11363.5	-12985.5	eineo.
	M36	VCCSA				nu _o .		-12013.7	-12985.5	S
		VSSSA_SENSE			ine ⁶			-12663.9	-12985.5	_
	M38	VCCSA_SENSE			Gein.			-13314.2	-12985.5	_
	M4	DDR0_DQ[56] / DDR1_DQ[40]		A	Ullia	DDR0_DQ[56]	DDR1_DQ[40]	11363.45	-13102.3	
711	M5	DDR0_DQ[60] / DDR1_DQ[44]		defined		DDR0_DQ[60]	DDR1_DQ[44]	10713.21	-13102.3	
	M6	VSS	۸ ۱				uge.	10062.97	-13051.5	
defille		DDR1_DQ[62]	sined				y or	9403.08	-13081.3	1100
		DDR1_DQ[59]	"Yej			in the	,	8752.84	-13081.3	ed
	M9	DDR1_DQSN[7]				nde		8102.6	-13081.3	efill.
	N1	VSS				9		13314.17	-12213.3	
	N10	VSS			iefill.			7452.36	-12166.9	
	N11	VSS			11000			6802.12	-12166.9	
	N12	VSS).			6151.88	-12166.9	
. •	N13	VCC		46/11			2013	5501.64	-12166.9	
	N14	VCC		Uno			dell	4851.4	-12166.9	
iefine	N2	VSS	ineo				9 011	12663.93	-12213.3	27.
Inde	N29	RSVD	Yelli			610		-7411.21	-12198.1	ed or
	N3	VSS	Un			1000		12013.69	-12213.3	1efine
	N30	VCC				30 01		-8061.45	-12198.1	0.0
	N31	VCC			(11)			-8762.49	-12198.1	_
	N32	VCC			1100			-9412.73	-12198.1	_
	N33	VSS		-0	Ò			-10063	-12198.1	_
	N34	VSS		46 Little			44.0	-10713.2	-12198.1	_
6	N35	VCC		Inoc			ndeill	-11363.5	-12198.1	
	N36	VCC					4 Un	-12013.7	-12198.1	_
inge.	N37	VCC	76/1/10			27.5	100	-12663.9	-12198.1	defined u
Jundefined !	N38	VCC	Uno			undeil.		-13314.2	-12198.1	iefine
	N4	VSS				9 1111		11363.45	-12213.3	Uge
	N5	VSS			-612	18.		10713.21	-12213.3	1
	N6	VSS			"ugel,			10062.97	-12213.3	1
	N7	VSS			90,00			9403.08	-12166.9	_
	N8	VSS		46/11	U		Α.	8752.84	-12166.9	_
A	N9	VSS		"IUGE.			76/	8102.6	-12166.9	_
d undefined	P1	DDR0_DQ[55] / DDR1_DQ[39]	nin	ig a.		DDR0_DQ[55]	DDR1_DQ[39]	13314.17	-11324.3	
4 Une	P10	DDR1_DQ[53]	"uge,			161		7452.36	-11252.5	"ineo
	P11	DDR1_DQ[49]	900			inna		6802.12	-11252.5	geil.
	Datas	sheet, Volume 1 of 2	,	ed undefi	ned undef	ineo		ined un	defined	<u>un.</u>
	' nun							in		
Lefine !				leq nive			ad unde			



			ndefine			define				Jefined ur
	(ii	ntel)			define	d undefined	Process	sor Ball Info		ge,
	6111		sor Ball List				:: ne	d nuge,		
IVEQ 111	all #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
P	12	VSS	vqe _{ill} ,			i gine		6151.88	-11252.5	- ned
P	13	vcc	31.			inde		5501.64	-11252.5	Ye,
P	14	VCC				30		4851.4	-11252.5	
P	2	DDR0_DQ[53] / DDR1_DQ[37]			46/11	DDR0_DQ[53]	DDR1_DQ[37]	12663.93	-11324.3	
P.		VCC			, Uno			-7411.21	-11410.7	4
	6.0	VCC		::ne	0			-8061.45	-11410.7	4
	31	VCC		-46/11/			nin-	-8762.49	-11410.7	4
~0 ~		VCC	2	ALLA			"uge,	-9412.73	-11410.7	-
-	33	VCC	2000	P			90,	-10063	-11410.7	-
	34	VCC	"46J.,			1911		-10713.2	-11410.7	- ined
		VCC	n.			"Ingel"		-11363.5	-11410.7	Ye _{ll} ,
	36	VCC			4	69 0		-12013.7	-11410.7	1
		VSS			16/1/			-12013.7	-11410.7	-
	38	VSS			11100			-13314.2		4
P.	c'	DDR0_DQ[51] /			0	DDR0_DQ[51]	DDR1_DQ[35]	11363.45	-11410.7	4
P	490	DDR0_DQ[51] / DDR1_DQ[35]		4efill	1	חאטרח[21]	חלן דאחת[35]	11303.45	-11324.3	
P.		DDR0_DQ[49] / DDR1_DQ[33]		4 Uno		DDR0_DQ[49]	DDR1_DQ[33]	10713.21	-11324.3	1
Pi		VSS VSS	eine	<u>U</u>			90,711.	10062.97	-11375.1	
P		DDR1_DQ[50]	"Qezz,			13.	10	9403.08	-11252.5	· veg
P		DDR1_DQ[55]	1011-			"luge"		8752.84	-11252.5	4efill.
P		DDR1_DQSP[6]				eq n.		8102.6	-11252.5	Num
R		DDR0_DQ[54] / DDR1_DQ[38]			10.1	DDR0_DQ[54]	DDR1_DQ[38]	13314.17	-10587.7	-
					11100		,	3	e, i	_
		DDR1_DQ[52]		. g. ul	ed .			7452.36	-10338.1	_
	300	DDR1_DQ[48]		Aefill	~		4	6802.12	-10338.1	_
R	12	VSS		July			"ge,	6151.88	-10338.1	
	13	VCC	~~	SO			og un.	5501.64	-10338.1	ndefine
R		RSVD	46ill				We .	4851.4	-10338.1	
R	2	DDR0_DQ[48] / DDR1_DQ[32]	dun			DDR0_DQ[48]	DDR1_DQ[32]	12663.93	-10587.7	46fills
R		VSS				ed m		-7411.21	-10623.3	UNO
R	30	VSS			10	100		-8061.45	-10623.3	
R	31	VCC			· 'IUO'			-8762.49	-10623.3	1
R	32	VCC			veg .			-9412.73	-10623.3	1
R	33	VCC		Aei				-10063	-10623.3	1
R	34	VCC		1 11100			~qe	-10713.2	-10623.3	1
R	35	VCC	A.1	160			ad viii	-11363.5	-10623.3	1
R R R	36	VCC	964	•			ine	-12013.7	-10623.3	
R	37	VCC	7 1100			1000	7	-12663.9	-10623.3	16/10
	168	vcc defined undefin		ا.	ined und	efined	Data	asheet, Volu		d undefin
	100			inde				efill		
				od ni.			1100			



ssor Ball Information		ed l	Indefined	undefined		(int	el)	ined u.
e 9-1. Process	an Dall Link	ed l	ILOF			10,911		
e 9-1. Process	an Ball Link					0		
e 9-1. Process	D-II I !-!				- A	Ulli		
	sor Ball List	(Sheet 38	of 41)		*inec		_	ī
Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	4 und
VCC	19e.			76/11/2		-13314.2	-10623.3	"ineo
DDR0_DQ[50] / DDR1_DO[34]	,			DDR0_DQ[50]	DDR1_DQ[34]	11363.45	-10587.7	8,1,1
DDR0_DQ[52] / DDR1_DQ[36]			relived	DDR0_DQ[52]	DDR1_DQ[36]	10713.21	-10587.7	
VDDQ			UNO			10062.97	-10536.9	
DDR1_DQ[54]		ned			2	9403.08	-10338.1	
DDR1_DQ[51]		Ye,			eine,	8752.84	-10338.1	
DDR1_DQSN[6]	٨ ١	No.			nge,	8102.6	-10338.1	
VSS	*ineu				90.			, 010
	"ge,			10/1/10				"ineo
)			unos				ell.
			3300	0			7 01.	
.00.			defill			e.		
eO,		-	an			-00		
		ine'	P*		-0	A		
		"uge,			76/100			
	60	O.			1 11/102			
VCC	10tine			-410	0	-8762.49		-d u'
VCC	UNO			-geill.		-9412.73	-9835.9	Silver
VSS				700		-10063	-9835.9	ge.
			7//3			-10713.2	-9835.9	
VCC			"uge,			-11363.5	-9835.9	
VCC		0	9.77			-12013.7	-9835.9	
VCC		iefine	,		440	-12663.9	-9835.9	
VCC		Illos			detil	-13314.2	-9835.9	
VSS		3.			4000	11363.45	-9698.74	
VSS	Ae'ill			113	0	10713.21	-9698.74	Jefined L
VDDQ	nu			"UQGI		10062.97	-9698.74	4efins
VSS				ed vi		9403.08	-9423.65	VO
VSS			lesi'			8752.84	-9423.65]
VSS			Inde			8102.6	-9423.65	
DDR0_DQ[42] /			SQ	DDR0_DQ[42]	DDR1_DQ[10]	13314.17	-8809.74	
DDR1_DQ[10] DDR0_DQ[43] / DDR1_DQ[11]		"Ugetill		DDR0_DQ[43]	DDR1_DQ[11]	12663.93	-8809.74	
VCC	-	900			' nuo-	-7411.21	-9048.5	
VCC	10/11/1			A.*.	nea	-8061.45	-9048.5	-9.
VCC	, unas			def		-8762.49	-9048.5	Silver
VCC	O			4 0172		-9412.73	-9048.5	uge.
	DDR0_DQ[50] / DDR1_DQ[34] / DDR0_DQ[52] / DDR0_DQ[52] / DDR1_DQ[36] / DDR1_DQ[36] / DDR1_DQ[54] / DDR1_DQ[54] / DDR1_DQSN[6] / VSS /	DDR0_DQ[50] / DDR1_DQ[34] DDR0_DQ[52] / DDR1_DQ[36] VVDDQ DDR1_DQ[54] DDR1_DQ[51] DDR1_DQSN[6] VVSS VVSS VVSS VVSS VVSS VVSS VVCC	DDRO_DQ[50] / DDRO_DQ[34] DDRO_DQ[52] / DDRO_DQ[52] / DDRI_DQ[54] DDRI_DQ[54] DDRI_DQ[51] DDRI_DQ[51] DDRI_DQSN[6] VSS VSS VSS VSS VSS VSS VSS V	DDR0_DQ[50] / DDR1_DQ[34] DDR0_DQ[52] / DDR1_DQ[56] DDR1_DQ[56] DDR1_DQ[51] DDR1_DQ[51] DDR1_DQSN[6] DDR1_DQSN[6] DVSS VSS VSS VSS VSS VSS VSS VSS VSS VCC VCC	DDR0_DQ[50] / DDR0_DQ[50] / DDR0_DQ[50] DDR0_DQ[50] DDR0_DQ[50] DDR0_DQ[52] / DDR0_DQ[52] / DDR0_DQ[52] DDR0_DQ[42] / DDR0_DQ[42] / DDR0_DQ[42] / DDR0_DQ[43] /	DDR0_DQ[50] / DDR1_DQ[34] DDR0_DQ[50] DDR1_DQ[34] DDR0_DQ[52] DDR1_DQ[34] DDR0_DQ[52] DDR1_DQ[36] DDR1_DQ[36] DDR1_DQ[36] DDR1_DQ[36] DDR1_DQ[52] DDR1_DQ[36] DDR1_DQ[51] DDR1_DQ[61] DDR1_DQ[61]	DDR0_DQ[50] / DDR1_DQ[50] DDR0_DQ[50] DDR1_DQ[34] 11363.45 DDR0_DQ[52] / DDR1_DQ[36] DDR0_DQ[52] / DDR1_DQ[36] DDR0_DQ[52] / DDR1_DQ[36] DDR1_DQ[36] 10713.21 1062.97 DDR0_DQ[52] / DDR1_DQ[36] DDR0_DQ[42] / DDR1_DQ[36] DDR0_DQ[42] / DDR1_DQ[36] DDR0_DQ[42] / DDR1_DQ[36] DDR0_DQ[43] / DDR1_DQ[36] DDR0_DQ[36] DDR0_DQ[36	DDR0_DQ[50] / DDR1_DQ[51] DDR0_DQ[52] DDR1_DQ[34] 11363.45 10587.7



		. 0	ndefine			adefined				Jefined un
	(i	ntel			adefine	d undefined	Process	or Ball Info		9e.
	1991		sor Ball List					d unde		
efined u	Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um)	
-	U33	VCC	"Joes			ieline		-10063	-9048.5	aned a
	U34	VCC	0.			1100		-10713.2	-9048.5	Ye,,,
Ī	U35	VCC			0	O		-11363.5	-9048.5	
	U36	VCC			46///			-12013.7	-9048.5	
Ī	U37	VSS			Une			-12663.9	-9048.5	
	U38	VSS		Sine	0			-13314.2	-9048.5	
	U4	DDR0_DQ[47] / DDR1_DQ[15]		gen		DDR0_DQ[47]	DDR1_DQ[15]	11363.45	-8809.74	
efined -	U5	DDR1_DQ[13] DDR0_DQ[46] / DDR1_DQ[14]	eined	Hille		DDR0_DQ[46]	DDR1_DQ[14]	10713.21	-8809.74	
	U6	VSS	gell			Nije		10062.97	-8860.54	· veq
	V1	DDR0_DQ[44] / DDR1_DQ[12]	nı,			DDR0_DQ[44]	DDR1_DQ[12]	13314.17	-8073.14	defill
-	V10	DDR1_DQ[42] / DDR1_DQ[26]			Vile :	DDR1_DQ[42]	DDR1_DQ[26]	7452.36	-8509.25	
	V11	DDR1_DQ[43] / DDR1_DQ[27]			"Wole,	DDR1_DQ[43]	DDR1_DQ[27]	6802.12	-8509.25	
-	V12	VSS		_	90.			6151.88	-8509.25	1
-	V13	VCC		10,110			A. C	5501.64	-8509.25	1
	V14	VCC		111000			-4e _{{11}	4851.4	-8509.25	-
::00	V2	DDR0_DQ[41] / DDR1_DQ[9]	efine	9. ~		DDR0_DQ[41]	DDR1_DQ[9]	12663.93	-8073.14	
	V29	VSS	uno			gel,	*	-7411.21	-8261.1	Silve
	V30	VSS	0			4011		-8061.45	-8261.1	Wag.
		VCC			c)	Ver		-8762.49	-8261.1	1
	V32	VCC			"vge,			-9412.73	-8261.1	_
	V33	VCC			eg n.			-10063	-8261.1	_
	V34	VCC		ilie.			- ÷	-10713.2	-8261.1	_
	V35	VCC		"luge"			Jef!	-11363.5	-8261.1	_
Sine	V36	VCC		29 ~			uno	-12013.7	-8261.1	_
0.	V37	VCC	Lefil?	- 		-	ve _o	-12663.9	-8261.1	
<u> </u>	V38	VCC	uno			- del		-13314.2	-8261.1	iefine
	V4	DDR0_DQ[45] / DDR1_DQ[13]	30			DDR0_DQ[45]	DDR1_DQ[13]	11363.45	-8073.14	undefine
	V5	DDR0_DQ[40] / DDR1_DQ[8]				DDR0_DQ[40]	DDR1_DQ[8]	10713.21	-8073.14	
	V6 V7	VSS DDR1_DQ[46] / DDR1_DQ[30]		et e	ued un.	DDR1_DQ[46]	DDR1_DQ[30]	10062.97 9403.08	-8022.34 -8509.25	
-	V8	DDR1 DQ[47]/		- dei		DDR1_DQ[47]	DDR1_DQ[31]	8752.84	-8509.25	-
e	V9	DDR1_DQ[31] DDR1_DQSP[5] / DDR1_DQSP[3]	64.5	leg ning			DDR1_DQSP[3]		-8509.25	
10.	W1	VSS	~qer'				1100	13314.17	-7184.14	
<u>-</u>	W10	DDR1_DQ[45] /	leg mu			DDR1_DQ[45]	DDR1_DQ[29]	7452.36	-7594.85	undefill
	170	DDR1_DQ[29]			fined und	Stine	Data	asheet, Volu	me 1 of 2	0
	ed un			ed unde) ·		, und	3411,		



Table 9-1.

A STATE OF THE STA	# Ball Name DDR1_DQ[44] / DDR1_DQ[28] VSS VCC VCC VSS VCC VCC VCC VC	on SSOT Ball Lis DDR3			Interleaved (IL) DDR1_DQ[44]	Non-interleaved (NIL) DDR1_DQ[28]	PIN_X (um) 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9 -13314.2	PIN_Y (um) -7594.85 -7594.85 -7594.85 -7594.85 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	ined u
W12 W13 W14 W2 W29 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8 W9	# Ball Name DDR1_DQ[44] / DDR1_DQ[28] VSS VCC VCC VSS VCC VCC VCC VC	DDR3	st (Sheet 40	of 41)	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um) 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	PIN_Y (um) -7594.85 -7594.85 -7594.85 -7594.85 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	afined u
W12 W13 W14 W2 W29 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	# Ball Name DDR1_DQ[44] / DDR1_DQ[28] VSS VCC VCC VSS VCC VCC VCC VC	DDR3	st (Sheet 40	of 41)	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um) 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	PIN_Y (um) -7594.85 -7594.85 -7594.85 -7594.85 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	efined u
W12 W13 W14 W2 W29 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	# Ball Name DDR1_DQ[44] / DDR1_DQ[28] VSS VCC VCC VSS VCC VCC VCC VC	DDR3	st (Sheet 40	of 41)	Interleaved (IL)	interleaved (NIL)	(um) 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	(um) -7594.85 -7594.85 -7594.85 -7594.85 -7184.14 -7473.7 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	efined u
W12 W13 W14 W2 W29 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	# Ball Name DDR1_DQ[44] / DDR1_DQ[28] VSS VCC VCC VSS VCC VCC VCC VC	DDR3	71,00		(IL)	interleaved (NIL)	(um) 6802.12 6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	(um) -7594.85 -7594.85 -7594.85 -7594.85 -7184.14 -7473.7 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	efined u
W12 W13 W14 W2 W29 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	DDR1_DQ[28] VSS	Indefined	undefined	unde in	DDR1_DQ[44]	DDR1_DQ[28]	6151.88 5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7594.85 -7594.85 -7594.85 -7184.14 -7473.7 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	afined L
W13 W14 W2 W29 W3 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VSS VCC VSS VCC VSS VCC VCC VCC	indefined	undefined	undefine	d underine	undefined	5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7594.85 -7594.85 -7184.14 -7473.7 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefined I
W13 W14 W2 W29 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VCC VCS VCC VSS VCC VCC VCC VCC VCC VCC	Indefined	undefined	undefine	Jundefine	Jundefined	5501.64 4851.4 12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7594.85 -7594.85 -7184.14 -7473.7 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefined I
W2 W29 W30 W31 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8 W9 Y10	VSS VCC VSS VCC VCC VSS VSS VCC indefined	undefined	undein	a undefine	undefined	12663.93 -7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7184.14 -7473.7 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefined I	
W29 W3 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VCC VSS VCC VCC VSS VSS VSS VCC VCC VCC	Indefined	undefined) nudetil	Jundefine	undefined	-7411.21 12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7473.7 -7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefined I
W3 W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7	VSS VCC VCC VSS VSS VCC VCC VCC	indefined	undefine de la	undetin	a undefine	undefined	12013.69 -8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7184.14 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefined '
W30 W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VCC VCC VSS VSS VCC VCC VCC VCC VCC VCC	Indefined	undefine	Junde fill	ed undefine	undefine	-8061.45 -8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefined '
W31 W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VCC VCS VSS VCC VCC VCC VCC VCC VCC VCC	indefined	de la	undefil	e Jundeline	unac	-8762.49 -9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefined I
W32 W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VCC VSS VSS VCC VCC VCC VCC VCC VCC VDDQ DDR1 D0[41] /	unde fine d	Jundofine () nugetin	a underine	ndefine	-9412.73 -10063 -10713.2 -11363.5 -12013.7 -12663.9	-7473.7 -7473.7 -7473.7 -7473.7 -7473.7 -7473.7	lefined '
W33 W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VSS VSS VCC VCC VCC VCC VCC VSS VSS VDDQ DDR1 D0[41] /	Mos	undefine	undefin	e Jundeim,	ndefine	-10063 -10713.2 -11363.5 -12013.7 -12663.9	-7473.7 -7473.7 -7473.7 -7473.7 -7473.7	Jefines.
W34 W35 W36 W37 W38 W4 W5 W6 W7 W8	VSS VCC VCC VCC VCC VSS VSS VDDQ DDR1 D0[41] /	nde fined	andefine) nugetin	Inc	indefine	-10713.2 -11363.5 -12013.7 -12663.9	-7473.7 -7473.7 -7473.7 -7473.7	e.
W35 W36 W37 W38 W4 W5 W6 W7 W8	VCC VCC VCC VCC VSS VSS VDDQ DDR1 D0[41] /	nde fined	undefine	mdetin		indefine	-11363.5 -12013.7 -12663.9	-7473.7 -7473.7 -7473.7	
W36 W37 W38 W4 W5 W6 W7 W8	VCC VCC VCC VSS VSS VDDQ DDR1 D0[41] /	ndefined	undefine	muger		indefine	-12013.7 -12663.9	-7473.7 -7473.7	
W37 W38 W4 W5 W6 W7 W8 W9	VCC VCC VSS VSS VDDQ DDR1 D0[41] /	indestined	undefine	70.,		ndefine	-12663.9	-7473.7	
W38 W4 W5 W6 W7 W8 W9	VCC VSS VSS VDDQ DDR1 D0[41] /	idefined	undefine			indeline			
W4 W5 W6 W7 W8 W9	VSS VSS VDDQ DDR1 D0[41] /	ndefined	nuge.			"ugefill	-13314.2	-7473.7	
W5 W6 W7 W8 W9	VSS VDDQ DDR1 DQ[41] /	ndefined	3			.40	1		
W6 W7 W8 W9 Y10	VDDQ DDR1 DQ[41] /	ndefilm				7 01,	11363.45	-7184.14	
W7 W8 W9 Y10	DDR1 DQ[41] /	100-	<u> </u>	<u> </u>	cin	30	10713.21	-7184.14	60
W8 W9 Y10	DDR1_DQ[41] /	77/			delli		10062.97	-7184.14	Gines
W9 Y10	DDR1_DQ[25]				DDR1_DQ[41]	DDR1_DQ[25]	9403.08	-7594.85	ige.
Y10	DDR1_DQ[40] / DDR1_DQ[24]			defil	DDR1_DQ[40]	DDR1_DQ[24]	8752.84	-7594.85	
	DDR1_DQSN[5] / DDR1_DQSN[3]			g uli	DDR1_DQSN[5]	DDR1_DQSN[3]	8102.6	-7594.85	
Y11 Y12	VSS		ie fin				7452.36	-6680.45	
Y12	VSS		"luge,			Aetill)	6802.12	-6680.45	
	VDDQC	_0	0			4 nus	6151.88	-6680.45	
Y13	VSS	define			27.5	ec	5501.64	-6680.45	define
	VSS	una			adei		4851.4	-6680.45	iefine
Y29	VCC	O			od un		-7411.21	-6686.3	
Y30	VCC				Me		-8061.45	-6686.3	
Y31	VCC			"Uqe			-8762.49	-6686.3	
Y32	VCC			900			-9412.73	-6686.3	
Y33	VCC		ie fil			-2.1	-10063	-6686.3	
Y34	VCC		nuo			"get"	-10713.2	-6686.3	
Y34 Y35 Y36 Y37	VCC		60			dun	-11363.5	-6686.3	
Y36	VCC	defill			£\	her	-12013.7	-6686.3	
Y37	VSS	nu			"ye,		-12663.9	-6686.3	46. jiu
Y38	VSS	600			9,00		-13314.2	-6686.3	
Da Sined Un	tasheet, Volume 1 of 2		ned undefi	ned unde	in	io.	ined un	defined t	
FINEO			7 01.						



	ntel)	ssor Ball List	t (Sheet 41	of 41)	Interleaved (IL)		or Ball Info	
Tabl Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non- interleaved (NIL)	PIN_X (um)	PIN_Y (um) -6680.45 -6680.45
Y7	VSS	"uqej,			define		9403.08	-6680.45
Y8	VSS	7 0.			unde		8752.84	-6680.45
		Yeil.						
	4efine	d Indeir			ned undefil			ad u
se ^s	ined undefine	d unden.		ed undefi	ned undefil		ad und	efined U
undef	ined undefine	d unden.	d undefin	ed undefi	ned undefill	ad undefil	ied und	efined u
undef	ined undefine	ed undefine	d undefin	ed undefi	ned undefil	led undefir	ned und	efined u
undef	vss vss hed undefine ined undefine	ed undefined	d undefin	ed undefi	ned undefil	led undefil	hed und	efined v

d underined underined underined underined underined underined underined under new unde

172 Indefined undefined un

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for CPU - Central Processing Units category:

Click to view products by Intel manufacturer:

Other Similar products are found below:

1001 5028140100 96MPI3-3.5-4M10T 96MPI5K-3.4-6M11T 96MPI7-3.4-8M11T1 96MPXE-2.5-30M20T A0547893-TRIFID

AT80574JJ053NS LBBS AT80574KJ073NS LBBJ AT80612002928ACS LBWF AT80612002931ABS LBWG AT80612004740AAS LBWM

AT80612005712ABS LBWP AT80614003597ACS LBWZ AV80576SH0516MS LGAF AV8063801116300S R10E AV8063801117503S

R0NC AV8063801129600S R10F AV8063801149502S R0WN AV8063801152700S R0UZ AV8063801276200S R0VR

AW80577SH0513MS LGFC AW8063801028703S R0MT AW8063801117700S R10D AW8063801152800S R0V0 BG1A-PX BGSF

1717MN26 E6327 BKNUC9i7QNB BM1200SL BM1246QRD BV80605001911APS LBLC BV80605001911AQS LBLD

BV80605001914AGS LBLJ BX80621E52620 S R0KW BX80621E54650 S R0QR BX80646154670 S R14D BX80673177820XS R3L5

BX80684E2224G S RFAW BX80684178700K S R3QR BX806954214R S RG1W BX8071514900KS S RN7R C601PB CD8067303406200S

R3B6 CD8067303561500S R3GJ CD8068904571601S RKH7 CD8068904572001S RKH8 CD8068904572101S RKHM

CD8068904572204S RKHP CD8068904572501S RKJ9 CD8068904655303S RKXL