

Desktop 4th Generation Intel® Core™ **Processor Family, Desktop Intel®** Pentium® Processor Family, and **Desktop Intel® Celeron® Processor Family**

Datasheet - Volume 1 of 2

undefined undefi



You may - herein ner Jundefined undefined undef You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or visit http:// www.intel.com/design/literature.htm.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at http://www.intel.com/ or from the OEM or retailer.

No computer system can be absolutely secure.

Intel® Hyper-Threading Technology (Intel® HT Technology) is available on select Intel® Core™ processors. It requires an Intel® HT Technology enabled system. Consult your PC manufacturer. Performance will vary depending on the specific hardware and software used. Not available on Intel® Core i5-750. For more information including details on which processors support Intel® HT Technology, visit http://www.intel.com/info/hyperthreading.

Intel® High Definition Audio (Intel® HD Audio) requires an Intel® HD Audio enabled system. Consult your PC manufacturer for more information. Sound quality will depend on equipment and actual implementation. For more information about Intel® HD Audio, refer to http://www.intel.com/

Intel® 64 architecture requires a system with a 64-bit enabled processor, chipset, BIOS and software. Performance will vary depending on the specific hardware and software you use. Consult your PC manufacturer for more information. For more information, visit http://www.intel.com/ content/www/us/en/architecture-and-technology/microarchitecture/intel-64-architecture-general.html.

Intel® Virtualization Technology (Intel® VT) requires a computer system with an enabled Intel® processor, BIOS, and virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit http://www.intel.com/go/virtualization.

The original equipment manufacturer must provide TPM functionality, which requires a TPM-supported BIOS. TPM functionality must be initialized and may not be available in all countries.

For Enhanced Intel SpeedStep® Technology, see the Processor Spec Finder at http://ark.intel.com/ or contact your Intel representative for more

Intel® AES-NI requires a computer system with an AES-NI enabled processor, as well as non-Intel software to execute the instructions in the correct sequence. AES-NI is available on select Intel® processors. For availability, consult your reseller or system manufacturer. For more information, see http://software.intel.com/en-us/articles/intel-advanced-encryption-standard-instructions-aes-ni/

Intel® Active Management Technology (Intel® AMT) should be used by a knowledgeable IT administrator and requires enabled systems, software, activation, and connection to a corporate network. Intel AMT functionality on mobile systems may be limited in some situations. Your results will depend on your specific implementation. Learn more by visiting Intel® Active Management Technology.

No computer system can provide absolute security under all conditions. Intel® Trusted Execution Technology (Intel® TXT) requires a computer with Intel® Virtualization Technology, an Intel TXT-enabled processor, chipset, BIOS, Authenticated Code Modules and an Intel TXT-compatible measured launched environment (MLE). Intel TXT also requires the system to contain a TPM v1.s. For more information, visit http://www.intel.com/technology/

Requires a system with Intel® Turbo Boost Technology. Intel Turbo Boost Technology and Intel Turbo Boost Technology 2.0 are only available on select Intel® processors. Consult your PC manufacturer. Performance varies depending on hardware, software, and system configuration. For more information, visit https://www-ssl.intel.com/content/www/us/en/architecture-and-technology/turbo-boost/turbo-boost-technology.html

Intel® Advanced Vector Extensions (Intel® AVX) are designed to achieve higher throughput to certain integer and floating point operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you should consult your system manufacturer for more information. Intel® Advanced Vector Extensions refers to Intel® ined undefined l AVX, Intel® AVX2 or Intel® AVX-512. For more information on Intel® Turbo Boost Technology 2.0, visit https://www-ssl.intel.com/content/www/us/en/ $architecture\hbox{-} and\hbox{-} technology/turbo\hbox{-} boost/turbo\hbox{-} boost\hbox{-} technology.html$

Intel, Intel Core, Celeron, Pentium, Intel SpeedStep, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

Copyright © 2013-2015, Intel Corporation. All rights reserved.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® indefine **Processor Family** Datasheet - Volume 1 of 2 March 2015

Order No.: 328897-010



Contents


	· Improcessor	(IIIICE)
	ined &	ine
ndefined uni	defined under defined under defined under define	
ed un	Contents dell'	
iefine	Revision History	
UOL	Revision History	9
	Revision History	10
	1.1 Supported Technologies	11
	1.2 Interfaces	12
	1.3 Power Management Support	12
	1.4 Thermal Management Support	13
	1.5 Package Support	
111	1.5 Package Support	13
	1.7 Related Documents	
indefined ur	2.0 Interfaces	18
	2.1 System Memory Interface	1.0
	2.1.1 System Memory Technology Supported	
	2.1.2 System Memory Timing Support	
	2.1.2 System Memory Organization Modes	
	2.2 PCI Express* Interface	
	2.2.1 DCI Evpress* Support	
	2.2.2 PCI Express* Architecture	
	2.2.3 PCI Express* Configuration Mechanism	
A ()	2.3 Direct Media Interface (DMI)	26
	2.4 Processor Graphics	28
46fill	2.5 Processor Graphics Controller (GT)	28
undefinedu	2.5.1 3D and Video Engines for Graphics Processing	
	2.5.2 Multi Graphics Controllers Multi-Monitor Support	
	2.6 Digital Display Interface (DDI)	
	2.7 Intel® Flexible Display Interface (Intel® FDI)	
	2.8 Platform Environmental Control Interface (PECI)	
	2.8.1 PECI Bus Architecture	
	3.0 Technologies	4 111,
	3.0 recimologies	
-9,	3.1 Intel® Virtualization Technology (Intel® VT)	
	3.2 Intel [®] Trusted Execution Technology (Intel [®] TXT)	
d undefined	3.4 Intel® Turbo Boost Technology 2.0	
Ulli	3.5 Intel® Advanced Vector Extensions 2.0 (Intel® AVX2)	45
	3.6 Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI).	
	3.7 Intel® Transactional Synchronization Extensions - New Instructions (Intel® Transactional Synchronization Extensions - New Instructions	
	3.8 Intel® 64 Architecture x2APIC	
	3.9 Power Aware Interrupt Routing (PAIR)	
	3.10 Execute Disable Bit	
	3.11 Supervisor Mode Execution Protection (SMEP)	
A		
ed undefined	4.0 Power Management	
iefin	4.1 Advanced Configuration and Power Interface (ACPI) States Supported	
	4.2 Processor Core Power Management	
9 0.	4.2.1 Enhanced Intel® SpeedStep® Technology Key Features	
	4.2.2 Low-Power Idle States	52

defined undefined undefined



le II.	intel hed undering	ned undefined undefined		ig nin
	ad unc	inder	defilm	
	(intal)	ed a	a dune	
	inter	defill	Processor—Contents	
		, nuc	adeli	
10			dul.	
inde	4.2.3 Requesting Low-Power	rule States	53	
ed u.	4.2.4 Core C-State Rules		54	
	3.0V	Display Resolutions		29 N
		IMC) Power Management		
		m Memory Outputsent and Initialization		
		e Power Limitation (RAPL)		
		ating (EPG)		
		nt		
		wer Management		
901.		ower Management (Intel® RMPM)		
		e		
e,	4.6.3 Intel® Graphics Dynam	ic Frequency	64	Α'
5	i.0 Thermal Management	left),	65 Å	
_		ïles		
		and PCG 2014) Thermal Profile		
		Thermal Profile		
	The state of the s	Thermal Profile		
		Thermal Profile		
		(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)		
4 011		Digital Thermal Sensor (DTS) 1.1		
ineo,		Digital Thermal Sensor (DTS) 2.0		
deill	·			
				111.
		Accuracy (Taccuracy)		
		Thermal Considerations		
		chnology Power Control and Reportin		
		l		
<i>``</i> '''	5.10.3 Turbo Time Parameter	€``		
ndefined u	i.0 Signal Description			
Jefii.	6 1 Cyctom Momony Interface Clans	ıls	96	
	6.2 Mamory Reference Componentia	on Signals		
	6.3 Reset and Miscellaneous Signals	5		3111
		······································		
	1.407			
	6.7 Phase Locked Loop (PLL) Signals	S	91	
	C O Tarkahilibu Cianala		91	
	6.9 Error and Thermal Protection Signal	gnals		
601	6.10 Power Sequencing Signals			
	6.11 Processor Power Signals			
undefined i	6.12 Sense Signals			
0.	6.13 Ground and Non-Critical to Fur	nction (NCTF) Signals		6/17/
	6 14 Processor Internal Pull-IIn / Pu	II-Down Terminations	93	0.7

Contents-Processor



	ined undefine	adefine		6
Contonto	{	ed undefined undefine	(int	eľ
7.0 Elec 7.	-Processor	adefii.		
		d ull	III	
19611.	trical Specifications		aned c	
7.0 Elec	Trical Specifications			
7.	2 Power and Ground Lands			94
,	5 VCC Voltage Identification (VID).			
	4 Reserved or Unused Signals			
7. 7.	5 Signal Groups	on		99
7.	7 DC Specifications			101
7.	8 Voltage and Current Specification	ns		102
defille	7.8.1 Platform Environment C	ontrol Interface (PECI) DC	Characteristics	107 108
Jinu S. O. Do al	Page Machanian Specifications		ie fill	100
8.0 Paci	1 Processor Component Keen-Out	70na		109
8.	2 Package Loading Specifications		<u>e</u> o	109
8.	3 Package Handling Guidelines			110
8.	4 Package Insertion Specifications 5 Processor Mass Specification			110
8.	6 Processor Materials			110
8.	7 Processor Markings			111
.8°	8 Processor Land Coordinates			111
0.				
9.0 Proc	cessor Ball and Signal Informat	ion	ned undefined	115
9.0 Proc	cessor Ball and Signal Informat	iondefi	ned unactine	115 115
9.0 Prod	cessor Ball and Signal Informat	iondefined undefi	ned unacilines	115
undefined	cessor Ball and Signal Informat	ionion	ned unastined unde	115
undefined	cessor Ball and Signal Informat	ionined undefined undefi	ned undefined unde	115
undefined	cessor Ball and Signal Informat	iondefined undefi	ned undefined unde	115
undefined	cessor Ball and Signal Informat	ined undefined undefi	ned undefined unde	115
undefined	cessor Ball and Signal Informat	ined undefined undefi	ned undefined unde	115
undefined	cessor Ball and Signal Informat	ined undefined undefi	ned undefined unde	115
undefined	cessor Ball and Signal Informat	ined undefined undefined undef	ned undefined unde	efined u
undefined	cessor Ball and Signal Informat	ined undefined undefi	ned undefined undefined unde	115
undefined	cessor Ball and Signal Informat	ined undefined u	ned undefined undefined unde	efined ur
undefined	cessor Ball and Signal Informat	ined undefined undefi	ned undefined undefined unde	115
Undefined	cessor Ball and Signal Information and a signal indefined undefined undefine	ined undefined u	ned undefined undefined undefined undefined undefined undefined undefined undefined und	efined ur
undefined	6 Test Access Port (TAP) Connection 7 DC Specifications	ined undefined u	ned undefined undefined unde	115

March 2015 Order No.: 328897-010



adefil		isfined .	
(intel) red under	ne am windefined undefined un		undefil
(intel)	1efinec.	Processo	
	4 nuge	inde	
Figures	16 tines		
1 Platform Block Diagr			11
	Technology Operationsd Register Structures in the Proces		
4 PCI Express* Typica	Operation 16 Lanes Mapping		26
	Controller Unit Block Diagram chitecture		
	2W		
9 PECI Host-Clients Co	nnection Example	A	38
	apping Structurestes		
12 Idle Power Managem	ent Breakdown of the Processor C	Cores	52
	State Entry and Exitry and Exit		
	e Thermal Profile for Processor (PC e Thermal Profile for Processor (PC		
17 Thermal Test Vehicle	Thermal Profile for Processor (PC	CG 2013B)	70
	e Thermal Profile for Processor (PC e (TTV) Case Temperature (T _{CASE})		
	sor (DTS) 1.1 Definition Points sor (DTS) Thermal Profile Definition		
22 Package Power Cont	rol		84
	esisssembly Sketch		
27 2014 Processor Pack	age Land/Pin Side Components		112
, und		adefili	
	e d	, uli,	, und
inder	define		
ed u.	4 uno		gerr
defill	finec	ized II.	
d ull	unde	defill	
		ed m.	
	Jer.	define	
ned U		4 uno	
adefill	fine		ined u
ed un	unde		defil.
define	Markingsand Coordinatesage Land/Pin Side Components	9 Processor Family, and Desktop Intel 8	
4 unc	inder.	4efine	
	red u.	4 una	
	defill	Stines	
dul		unde.	
ie fines			eg n.



Tables

	es Terminology	
	od n.	
	-Processor (int	
ibles-	-Processor (INI	E (/
09,	m. illuga	
	and the same of th	
abl	AS ISHING	
1	Terminology	13
2	Related Documents	16
3	Processor DIMM Support by Product	19
4	Supported UDIMM Module Configurations	
5 6	Supported SO-DIMM Module Configurations (AIO Only)	
7	PCI Express* Supported Configurations in Desktop Products	
8	Processor Supported Audio Formats over HDMI*and DisplayPort*	35
9		36
10	DisplayPort and embedded DisplayPort* Resolutions for 1, 2, 4 Lanes – Link Data	20
11	Rate of RBR, HBR, and HBR2System States	36
12	Processor Core / Package State Support	
13	Integrated Memory Controller States	50
14	PCI Express* Link States	50
15 16	Direct Media Interface (DMI) States	
17	D, S, and C Interface State Combination	51
18	Coordination of Thread Power States at the Core Level	
19	Coordination of Core Power States at the Package Level	
20	Deepest Package C-State Available	
21 22	Desktop Processor Thermal Specifications	68
23	Thermal Test Vehicle Thermal Profile for Processor (PCG 2013C)	69
24	Thermal Test Vehicle Thermal Profile for Processor (PCG 2013B)	71
25	Thermal Test Vehicle Thermal Profile for Processor (PCG 2013A)	72
26 27	Digital Thermal Sensor (DTS) 1.1 Thermal Solution Performance Above T _{CONTROL} Thermal Margin Slope	
28	Boundary Conditions, Performance Targets, and T _{CASE} Specifications	
29	Intel® Turbo Boost Technology 2.0 Package Power Control Settings	84
30	Signal Description Buffer Types	
31	Memory Channel A Signals	
32 33	Memory Channel B Signals	
34	Reset and Miscellaneous Signals	89
35	PCI Express* Graphics Interface Signals	90
36	Display Interface Signals	90
37 38	Direct Media Interface (DMI) – Processor to PCH Serial Interface Phase Locked Loop (PLL) Signals	
39	Testability Signals	91
40	Error and Thermal Protection Signals	92
41	Power Sequencing Signals	
42 43	Processor Power SignalsSense Signals	
44	Ground and Non-Critical to Function (NCTF) Signals	93
45	Processor Internal Pull-Up / Pull-Down Terminations	
46	Voltage Regulator (VR) 12.5 Voltage Identification	95
47	Signal Groups	
48 49	Processor Core Active and Idle Mode DC Voltage and Current Specifications	
50	VCCIO OUT, VCOMP OUT, and VCCIO TERM	104
51	DDR3 / DDR3L Signal Group DC Specifications	104
52	Digital Display Interface Group DC Specifications	
53	embedded DisplayPort* (eDP*) Group DC Specifications	106

andefined mi Processor—Tables



en.	d undefine	.ndefi	ned	defined un
(ir	itel med underine	cifications	Processor—Tables	Mo
54 55 56 57 58 59	CMOS Signal Group DC Spe GTL Signal Group and Open PCI Express* DC Specificati Platform Environment Contr Processor Loading Specifica Package Handling Guideline	Drain Signal Group DC Specificonsol Interface (PECI) DC Electricationss	ations	indefined unit
ndefined undefin	ed undefined undefined	undefined under	sfined undefined undefil.	
Indefined undefi	ned underined underined	tions	efined undefined undefined andefined andefined undefined undefined undefined undefined undefined undefined undefined undefined andefined undefined	d undefined i
undefined undef	ined L	d undefined unc	defined undefined under	ed undefined

ed linde



	indefil	defined the state of the state		eined
Revision History-	-Processor	Jefined unco	(intel)	311.
hed undefined un.		ned undefined uno	3d missin	
Revision	History	Indefine		efined
· Š	ine.	ined to	Um	
IInde	Revision	Description	Date	
ed	001	Initial Release	June 2013	
ined undefined und	002	 Added Desktop 4th Generation Intel® Core™ i7-4771, i5-4440, i5-4440S, i3-4340, i3-4330, i3-4330T, i3-4130, and i3-4130T processors Added Desktop Intel® Pentium® G3430, G3420, G3220, G3420T, G3220T processors Updated Section 4.2.4, Core C-State Rules Updated Section 4.2.5, Package C-States Minor edits throughout for clarity 	September 2013	
	003	Minor edits throughout for clarity	November 2013	196.
sined unde	004	Added Desktop Intel® Celeron® G1830, G1820, and G1820T processors Added Section 4.2.6, "Package C-States and Display Resolutions"	December 2013	
"uge"	005	Updated Table 39, "Testability Signals"	March 2014	
ined undefined	006	 Added Desktop 4th Generation Intel® Core™ i7-4790, i7-4790S, i7-4790T, i7-4785T, i5-4690, i5-4690S, i5-4690T, i5-4590, i5-4590S, i5-4590T, i5-4460, i5-4460S, i5-4460T, i3-4360, i3-4350, i3-4350T, i3-4150T processors Added Desktop Intel® Pentium® G3450, G3440, G3440T, G3240, G3240T processors Added Desktop Intel® Celeron® G1850, G1840, G1840T processors Added Section 5.5, Thermal Specifications 	May 2014	ndefin
defined un.	007	 Added Desktop 4th Generation Intel® Core™ i7-4790K, i5 4690K processors Added Desktop Intel® Pentium® G3258 processor 	June 2014	
efined undefined und	800	 Added Desktop 4th Generation Intel® Core™ i3-4370, i5 i3-4360T, i3-4160, i3-4160T processors Added Desktop Intel® Pentium® G3460, G3450T, G3250, G3250T processor Added PCG 2014 Updated Table 21, Desktop Processor Thermal Specifications Updaed Table 26, Digital Thermal Sensor (DTS) 1.1 Thermal Solution Performance Above T_{CONTROL} Updated Table 27, Thermal Margin Slope. Updated Table 28, Boundary Conditions, Performance Tagets, and T_{CASE} Specifications. Updaed Table 48, Processor Core Active and Idle Mode DC 	July 2014	_{JIN} defi
ned under	009	Voltage and Current Specifications. Added Figure 27, 2014 Processor Package Land/Pin Side Components.	July 2014	
defill.	010	 Added Desktop 4th Generation Intel[®] Core[™] i3-4370T, i3-4170, i3-4170T processors Added Desktop Intel[®] Pentium[®] G3470, G3460T, G3260, G3260T processor 	March 2015	de

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® indefine Processor Family Datasheet – Volume 1 of 2

March 2015 Order No.: 328897-010

Order No.: 328897-010



1.0 Introduction

The Desktop 4th Generation Intel® Core™ processor family , Desktop Intel® Pentium® processor family, and Desktop Intel® Celeron® processor family are 64-bit, multi-core processors built on 22-nanometer process technology.

The processors are designed for a two-chip platform consisting of a processor and Platform Controller Hub (PCH). The processors are designed to be used with the Intel® 8 Series chipset. See the following figure for an example platform block diagram.

Throughout this document, the Desktop 4th Generation Intel[®] Core[™] processor family, Desktop Intel[®] Pentium[®] processor family, and Desktop Intel[®] Celeron[®] processor family may be referred to simply as "processor".

Throughout this document, the Desktop 4th Generation Intel® Core[™] processor family refers to the Desktop 4th Generation Intel® Core[™] i7-4790, i7-4790S, i7-4790T, i7-4790K, i7-4785T, i7-4771, i7-4770R, i7-4770K, i7-4770, i7-4770S, i7-4770T, i7-4765T, i5-4690, i5-4690S, i5-4690T, i5-4690K, i5-4670R, i5-4670K, i5-4670K, i5-4670T, i5-4670T, i5-4670T, i5-4570T, i5-4570T, i5-4570T, i5-4570T, i5-4460S, i5-4460T, i5-4440, i5-4440S, i5-4430, i5-4430S, i3-4370T, i3-4370T, i3-4360T, i3-4350T, i3-4350T, i3-4350T, i3-4370T, i3-4170T, i3-4150T, i3-4160T, i3-4150T, i3-4130T, and i3-4130T processors.

Throughout this document, the Desktop Intel® Pentium® processor family refers to the Intel® Pentium® G3470, G3460, G3460T, G3450T, G3450T, G3440, G3440T, G3430, G3420T, G3258, G3260T, G3260T, G3250T, G3250T, G3240T, G3220, and G3220T processors.

Throughout this document, the Desktop Intel[®] Celeron[®] processor family refers to the Intel[®] Celeron[®] G1850, G1840, G1840T, G1830, G1820, and G1820T processors.

Note: Some processor features are not available on all platforms. Refer to the processor Specification Update document for details.


Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family
Datasheet – Volume 1 of 2

March 2015

n



Figure 1. Platform Block Diagram



1.1 Supported Technologies

- Intel[®] Virtualization Technology (Intel[®] VT)
- Intel® Active Management Technology 9.5 (Intel® AMT 9.5)
- Intel[®] Trusted Execution Technology (Intel[®] TXT)
- Intel[®] Streaming SIMD Extensions 4.2 (Intel[®] SSE4.2)
- Intel[®] Hyper-Threading Technology (Intel[®] HT Technology)
- Intel® 64 Architecture
- Execute Disable Bit
- Intel[®] Turbo Boost Technology 2.0

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2

11



- Intel® Advanced Vector Extensions 2.0 (Intel® AVX2)
- Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)
- PCLMULQDQ Instruction
- Intel[®] Secure Key
- Intel® Transactional Synchronization Extensions New Instructions (Intel® TSX-NI)
- PAIR Power Aware Interrupt Routing
- SMEP Supervisor Mode Execution Protection
- Enhanced Intel[®] Speedstep[®] Technology

Note: The availability of the features may vary between processor SKUs.

1.2 Interfaces

The processor supports the following interfaces:

- DDR3/DDR3L
- Direct Media Interface (DMI)
- Digital Display Interface (DDI)
- PCI Express*

1.3 Power Management Support

Processor Core

- Full support of ACPI C-states as implemented by the following processor C-states:
 - C0, C1, C1E, C3, C6, C7
- Enhanced Intel SpeedStep[®] Technology

System

S0, S3, S4, S5

Memory Controller

- Conditional self-refresh
- Dynamic power-down

PCI Express*

L0s and L1 ASPM power management capability

DMI

L0s and L1 ASPM power management capability

Processor Graphics Controller

- Intel[®] Rapid Memory Power Management (Intel[®] RMPM)
- Intel® Smart 2D Display Technology (Intel® S2DDT)
- Graphics Render C-state (RC6)

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010



- Intel® Seamless Display Refresh Rate Switching with eDP port
- Intel® Display Power Saving Technology (Intel® DPST)

1.4 Thermal Management Support

- Digital Thermal Sensor
- Adaptive Thermal Monitor
- THERMTRIP# and PROCHOT# support
- On-Demand Mode
- Memory Open and Closed Loop Throttling
- Memory Thermal Throttling
- External Thermal Sensor (TS-on-DIMM and TS-on-Board)
- Render Thermal Throttling
- Fan speed control with DTS

1.5 Package Support

The processor socket type is noted as LGA1150. The package is a 37.5 x 37.5 mm Flip Chip Land Grid Array (FCLGA 1150). See the appropriate Processor Thermal Mechanical Design Guidelines and LGA1150 Socket Application Guide for complete details on the package.

Terminology

Terminology Table 1.

د	Term	Description
undefined undefined un	APD	Active Power-down
eined	B/D/F	Bus/Device/Function
nder	BGA	Ball Grid Array
ed un	BLC	Backlight Compensation
46 fine	BLT	Block Level Transfer
una	ВРР	Bits per pixel
3.	CKE	Clock Enable
	CLTM	Closed Loop Thermal Management
74.	DDI	Digital Display Interface
iined t	DDR3	Third-generation Double Data Rate SDRAM memory technology
defili	DLL	Delay-Locked Loop
dulle	DMA	Direct Memory Access
fines	DMI	Direct Media Interface
, undefined undefined un	DP	DisplayPort*
d	DTS	Digital Thermal Sensor
		continued

Processor Family March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



	undefine	adefined	
inte	hed undefill	d undefined undefined	Processor—Introduction
		and di	4 uno
	Term	Description	files
undefir	DVI*	Digital Visual Interface. DVI* is the interface specified by Working Group)	the DDWG (Digital Display
	EC	Embedded Controller	
	ECC	Error Correction Code	
	eDP*	embedded DisplayPort*	
	EPG	Electrical Power Gating	ine'
ed h	EU	Execution Unit	"uger,
defille	FMA	Floating-point fused Multiply Add instructions	ed u
undefined u	FSC	Fan Speed Control	16 in
	HDCP	High-bandwidth Digital Content Protection	J _{CC}
	HDMI*	High Definition Multimedia Interface	
	HFM	High Frequency Mode	
	iDCT	Inverse Discrete Cosine Transform	
	IHS	Integrated Heat Spreader	0
-91	GFX	Graphics	defili
	GSA	Graphics in System Agent	4 nue
	GUI	Graphical User Interface	Files
	IMC	Integrated Memory Controller	inge.
ined i	Intel® 64 Technology	64-bit memory extensions to the IA-32 architecture)
	Intel® DPST	Intel Display Power Saving Technology	
	Intel® FDI	Intel Flexible Display Interface	
	Intel® TSX-NI	Intel Transactional Synchronization Extensions - New Ins	structions
	Intel® TXT	Intel Trusted Execution Technology	inge
	Intel® VT	Intel Virtualization Technology. Processor virtualization, with Virtual Machine Monitor software, enables multiple, environments inside a single platform.	
ndefined	Intel® VT-d	Intel Virtualization Technology (Intel VT) for Directed I/O assist, under system software (Virtual Machine Manager I/O device virtualization. Intel VT-d also brings robust se from errant DMAs by using DMA remapping, a key feature	or OS) control, for enabling ecurity by providing protection
	IOV	I/O Virtualization	
	ISI	Inter-Symbol Interference	
	ITPM	Integrated Trusted Platform Module	Jefil
	LCD	Liquid Crystal Display	, una
idefiner	LFM	Low Frequency Mode. LFM is Pn in the P-state table. It ca [47:40].	an be read at MSR CEh
	LFP	Local Flat Panel	nuc
	LPDDR3	Low-Power Third-generation Double Data Rate SDRAM m	nemory technology
	МСР	Multi-Chip Package	



der	define	sined	
	ad unc	ed undefined undefined	
Introduction—l	Processor		(intel)
d unde		nden	
ofined		ed u.	4 une
unde	Term	Description	ined
ndefined undefined une	MFM	Minimum Frequency Mode. MFM is the minimum ratio support of the read from MSR CEh [55:48].	ported by the processor and
Voc	MLE	Measured Launched Environment	
	MLC	Mid-Level Cache	
16	MSI	Message Signaled Interrupt	4 11
unde	MSL	Moisture Sensitive Labeling	sine
ined	MSR	Model Specific Registers	unde.
indefined undefined unde	NCTF	Non-Critical to Function. NCTF locations are typically redureserved, so the loss of the solder joint continuity at end caffect the overall product functionality.	3
istines	ODT	On-Die Termination	
"uge"	OLTM	Open Loop Thermal Management	
	PCG	Platform Compatibility Guide (PCG) (previously known as I target for meeting all planned processor frequency require	
undefined undefined und	РСН	Platform Controller Hub. The chipset with centralized platform the main I/O interfaces along with display connectivity, au management, manageability, security, and storage feature	idio features, power
Indefine	PECI	The Platform Environment Control Interface (PECI) is a on provides a communication channel between Intel processo to external monitoring devices.	
defined	Ψ ca	Case-to-ambient thermal characterization parameter (psi) solution performance using total package power. Defined a Package Power.	. A measure of thermal as (T _{CASE} - T _{LA}) / Total
	60	PCI Express* Graphics. External Graphics using PCI Exprehigh-speed serial interface where configuration is software existing PCI specifications.	
	PL1, PL2	Power Limit 1 and Power Limit 2	b ₀
4 un	PPD	Pre-charge Power-down	4efill
finec	Processor	The 64-bit multi-core component (package)	4 nug
d undefined undefined un	Processor Core	The term "processor core" refers to Si die itself, which can cores. Each execution core has an instruction cache, data cache. All execution cores share the L3 cache.	
defile	Processor Graphics	Intel Processor Graphics	¥
June	Rank	A unit of DRAM corresponding to four to eight devices in p devices are usually, but not always, mounted on a single s	
	SCI	System Control Interrupt. SCI is used in the ACPI protocol	l
.4	SF	Strips and Fans	sine C
ed m	SMM	System Management Mode	dell
define	SMX	Safer Mode Extensions	ed ui.
ed undefined undefined ur	Storage Conditions	A non-operational state. The processor may be installed in loose. Processors may be sealed in packaging or exposed conditions, processor landings should not be connected to any I/Os biased, or receive any clocks. Upon exposure to packaging or a device removed from packaging material), handled in accordance with moisture sensitivity labeling (National packaging material).	to free air. Under these any supply voltages, have 'free air" (that is, unsealed the processor must be
y-	ned .	1 11/12	continued
	£11.		

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® " andefiner Processor Family Datasheet – Volume 1 of 2 March 2015

Order No.: 328897-010 15



el	hed undefine	fined	V.	Processor—Introduction
		ed undefined		undefille
Γ	Term	define	Description	sineo .
	SVID	Serial Voltage Identification		¹ qe ₁ ,
	TAC	Thermal Averaging Constant	ed n	
	TAP	Test Access Point	deline	
	T _{CASE}	The case temperature of the proc side of the TTV IHS.	essor, measured at th	e geometric center of the top-
1006	TCC	Thermal Control Circuit		#ineo
niuo,	T _{CONTROL}	T _{CONTROL} is a static value that is b trigger point for fan speed control to the TTV thermal profile.	elow the TCC activation. When DTS > T _{CONTR}	on temperature and used as a o _{DL} , the processor must comply
	TDP	Thermal Design Power: Thermal s power level. TDP is not the maxin		
	TLB	Translation Look-aside Buffer	ed,	»-
	TTV JUNGE	Thermal Test Vehicle. A mechanic heater in the die to evaluate therm		ge that contains a resistive
- 4	TW	Thermal Monitor. A power reducti the processor has reached its ma:		
nu	V _{CC}	Processor core power supply		defills
	V_{DDQ}	DDR3/DDR3L power supply.		4 uno
	VF	Vertex Fetch		sined
June	VID	Voltage Identification		uge,
	VS	Vertex Shader	6	V ,
	VLDde	Variable Length Decoding	4efilm	
	VMM	Virtual Machine Monitor	una	
	VR	Voltage Regulator	(EQ	
id un	V _{SS}	Processor ground		i giin
O	x1	Refers to a Link or Port with one I	Physical Lane	Illinois
	x2	Refers to a Link or Port with two I	Physical Lanes	ined.
	x4	Refers to a Link or Port with four	Physical Lanes	delli
	x8	Refers to a Link or Port with eight	Physical Lanes	Un
T	x16	Refers to a Link or Port with sixte	en Physical Lanes	<i>P</i>

1.7 **Related Documents**

Table 2. **Related Documents**

Document	Document Number / Location
Desktop 4th Generation Intel® Core® Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family Datasheet, Volume 2 of 2	328898
Desktop 4th Generation Intel® Core® Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family Specification Update	328899
70,	continued

Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] indefine Processor Family Datasheet - Volume 1 of 2 March 2015 Order No.: 328897-010



dem	ad undefined undefined	
Introduction—I		(intel)
defined	ined II.	d und
ad uno	Document	Document Number / Location
ndefined undefined une	Desktop 4th Generation Intel® Core® Processor Family, Desktop Intel® Pentium® Processor Family, Desktop Intel® Celeron® Processor Family, and Intel® Xeon® Processor E3-1200 v3 Product Family Thermal Mechanical Design Guidelines	328900
	LGA1150 Socket Application Guide	328999
	Intel® 8 Series / C220 Series Chipset Family Platform Controller Hub (PCH) Datasheet	328904
Indefined undefined uno	Intel® 8 Series / C220 Series Chipset Family Platform Controller Hub (PCH) Specification Update	328905
undefin	Intel® 8 Series / C220 Series Chipset Family Platform Controller Hub (PCH) Thermal Mechanical Specifications and Design Guidelines	328906
	Intel® 9 Series Chipset Family Platform Controller Hub (PCH) Datasheet	330550
defill	Intel® 9 Series Chipset Family Platform Controller Hub (PCH) Specification Update	330551
Tille	Intel® 9 Series Chipset Family Platform Controller Hub (PCH) Thermal Mechanical Specifications and Design Guidelines	330549
٨	Advanced Configuration and Power Interface 3.0	http:// www.acpi.info/
undefined undefined und	PCI Local Bus Specification 3.0	http:// www.pcisig.com/ specifications
d under	PCI Express Base Specification, Revision 2.0	http:// www.pcisig.com
definec	DDR3 SDRAM Specification	http:// www.jedec.org
unc	DisplayPort* Specification	http://www.vesa.org
	Intel® 64 and IA-32 Architectures Software Developer's Manuals	http:// www.intel.com/ products/processor/ manuals/index.htm
Jundefined undefined un	Inter® 64 and IA-32 Architectures Software Developer's Manuals	ined unde
ed undefined undefined u	eneration Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and	stined under
Desktop 4th Ger	eneration Intel [®] Core [™] Processor Family, Desktop Intel [®] Pentium [®] Processor Family, and	Desktop Intel® Celeron® Processor Family
March 2015	Da Da	atasheet – Volume 1 of 2

March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



2.0 Interfaces

2.1 System Memory Interface

- Two channels of DDR3/DDR3L Unbuffered Dual In-Line Memory Modules (UDIMM) or DDR3/DDR3L Unbuffered Small Outline Dual In-Line Memory Modules (SO-DIMM) with a maximum of two DIMMs per channel.
- Single-channel and dual-channel memory organization modes
- Data burst length of eight for all memory organization modes
- Memory data transfer rates of 1333 MT/s and 1600 MT/s
- 64-bit wide channels
- DDR3/DDR3L I/O Voltage of 1.5 V for Desktop
- The type of the DIMM modules supported by the processor is dependent on the PCH SKU in the target platform:
 - Desktop PCH platforms support non-ECC UDIMMs only
 - All In One platforms (AIO) support SO-DIMMs
- Theoretical maximum memory bandwidth of:
 - 21.3 GB/s in dual-channel mode assuming 1333 MT/s
 - 25.6 GB/s in dual-channel mode assuming 1600 MT/s
- 1Gb, 2Gb, and 4Gb DDR3/DDR3L DRAM device technologies are supported
 - Using 4Gb DRAM device technologies, the largest system memory capacity possible is 32 GB, assuming Dual Channel Mode with four x8 dual ranked DIMM memory configuration
- Up to 64 simultaneous open pages, 32 per channel (assuming 8 ranks of 8 bank devices)
- Processor on-die VREF generation for DDR DQ Read and Write as well as CMD/ADD
- Command launch modes of 1n/2n
- On-Die Termination (ODT)
- Asynchronous ODT
- Intel Fast Memory Access (Intel FMA):
 - Just-in-Time Command Scheduling
 - Command Overlap
 - Out-of-Order Scheduling



System Memory Technology Supported

The Integrated Memory Controller (IMC) supports DDR3/DDR3L protocols with two independent, 64-bit wide channels each accessing one or two DIMMs. The type of memory supported by the processor is dependent on the PCH SKU in the target platform.

Note: The IMC supports a maximum of two DDR3/DDR3L DIMMs per channel; thus, allowing

up to four device ranks per channel.

Note: The support of DDR3/DDR3L frequencies and number of DIMMs per channel is SKU

dependent.

Table 3. **Processor DIMM Support by Product**

define	Processor Cores	Package	DIMM per Channel	DDR3 / DDR3L
	Dual Core	CA	1 DPC	1333/1600
	Dual Core	uLGA	2 DPC	1333/1600
	Quad Core	uLGA	1 DPC	1333/1600
. 1	Quad Core	ulga	2 DPC	1333/1600
		ad ulli		Inde
adeil.	DDR3/DDR3L Data Tra	nsfer Rates:		. red to
sed ull	• 1333 MT/s (PC3-10	0600)	. 8	efill.
dines	• 1600 MT/s (PC3-12	2800)	4 une	
unde	AIO platform DDR3/DD	DR3L SO-DIMM Mod	ules:	
	D 40 10 6:		r 1 0 5 6 6	

- 1333 MT/s (PC3-10600)
- 1600 MT/s (PC3-12800)

- Raw Card B Single Ranked x8 unbuffered non-ECC
- Raw Card F Dual Ranked x8 (planar) unbuffered non-ECC

Desktop platform UDIMM Modules:

- Raw Card A Single Ranked x8 unbuffered non-ECC
- Raw Card B Dual Ranked x8 unbuffered non-ECC
- Standard 1Gb, 2Gb, and 4Gb technologies and addressing are supported for x8 devices. There is no support for memory modules with different technologies or capacities on opposite sides of the same memory module. If one side of a memory module is populated, the other side is either identical or empty.

Supported UDIMM Module Configurations Table 4.

	Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Physical Devices Ranks	# of Row / Col Address Bits	# of Banks Inside DRAM	Page Size
	gen			Des	sktop Platfor	ms		in ed	
od v			Unbuffe	red / Non-ECC Su	pported DIM	M Module Con	figurations	deill	
iefine	Α	1 GB	1 Gb	128 M X 8	8	1	14/10	8	8K
			101				.:00		continued
duli			, nuor				deill		

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



int	el	Jundefine	nei	Jundefil	ned under	ined	Process	sor—Interfaces
Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Physical Devices Ranks	# of Row / Col Address Bits	# of Banks Inside DRAM	Page Size
	2 GB	1 Gb	128 M X 8	16	2	14/10	8	8K
D	4 GB	2 Gb	256 M X 8	16	2	15/10	8	8K
В	4 GB	4 Gb	512 M X 8	8	CO1	15/10	8	8K
	8 GB	4 Gb	512 M X 8	16	2	16/10	8	8K

Note: DIMM module support is based on availability and is subject to change.

Table 5. Supported SO-DIMM Module Configurations (AIO Only)

Raw Card Version	DIMM Capacity	DRAM Organization	# of DRAM Devices	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
	1 GB	128 M x 8	8	14/10	8	8K
В	2 GB	256 M x 8	8	15/10	8	8K
	4 GB	512 M x 8	8	16/10	8	8K
4 11/1	2 GB	128 M x 8	16	14/10	8	8K
- FILE	4 GB	256 M x 8	16	15/10	8	8K
196,	8 GB	512 M x 8	16	16/10	8	8K

Note: System memory configurations are based on availability and are subject to change.

2.1.2 **System Memory Timing Support**

The IMC supports the following DDR3/DDR3L Speed Bin, CAS Write Latency (CWL), and command signal mode timings on the main memory interface:

- tCL = CAS Latency
- tRCD = Activate Command to READ or WRITE Command delay
- tRP = PRECHARGE Command Period
- CWL = CAS Write Latency
- Command Signal modes = 1N indicates a new command may be issued every clock and 2N indicates a new command may be issued every 2 clocks. Command launch mode programming depends on the transfer rate and memory configuration.

Table 6. **DDR3 / DDR3L System Memory Timing Support**

Segment	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRP (tCK)	CWL (tCK)	DPC	CMD Mode
	1333	8/9	8/9	8/9	7	ein ²	1N/2N
All	1333	0/9	0/9	6/9	ind!	2	2N
All segments	1600	10/11	10/11	10/11	8	1	1N/2N
nde	1000	10/11	10/11	10/11	0	2	2N

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



Note: System memory timing support is based on availability and is subject to change.

2.1.3 System Memory Organization Modes

The Integrated Memory Controller (IMC) supports two memory organization modes – single-channel and dual-channel. Depending upon how the DIMM Modules are populated in each memory channel, a number of different configurations can exist.

Single-Channel Mode


In this mode, all memory cycles are directed to a single-channel. Single-channel mode is used when either Channel A or Channel B DIMM connectors are populated in any order, but not both.

Dual-Channel Mode – Intel® Flex Memory Technology Mode

The IMC supports Intel Flex Memory Technology Mode. Memory is divided into symmetric and asymmetric zones. The symmetric zone starts at the lowest address in each channel and is contiguous until the asymmetric zone begins or until the top address of the channel with the smaller capacity is reached. In this mode, the system runs with one zone of dual-channel mode and one zone of single-channel mode, simultaneously, across the whole memory array.

Note: Channels A and B can be mapped for physical channel 0 and 1 respectively or vice versa; however, channel A size must be greater or equal to channel B size.

Figure 2. Intel® Flex Memory Technology Operations



Dual-Channel Symmetric Mode

Dual-Channel Symmetric mode, also known as interleaved mode, provides maximum performance on real world applications. Addresses are ping-ponged between the channels after each cache line (64-byte boundary). If there are two requests, and the second request is to an address on the opposite channel from the first, that request can be sent before data from the first request has returned. If two consecutive cache lines are requested, both may be retrieved simultaneously, since they are ensured to

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2
21



be on opposite channels. Use Dual-Channel Symmetric mode when both Channel A and Channel B DIMM connectors are populated in any order, with the total amount of memory in each channel being the same.

When both channels are populated with the same memory capacity and the boundary between the dual channel zone and the single channel zone is the top of memory, the IMC operates completely in Dual-Channel Symmetric mode.

Note: The DRAM device technology and width may vary from one channel to the other.

2.1.3.1 System Memory Frequency

In all modes, the frequency of system memory is the lowest frequency of all memory modules placed in the system, as determined through the SPD registers on the memory modules. The system memory controller supports one or two DIMM connectors per channel. The usage of DIMM modules with different latencies is allowed, but in that case, the worst latency (among two channels) will be used. For dual-channel modes, both channels must have a DIMM connector populated and for single-channel mode only a single channel may have one or both DIMM connectors populated.

Note: In a two-DIMM Per Channel (2DPC) layout memory configuration, the furthest DIMM from the processor of any given channel must always be populated first.

2.1.3.2 Intel® Fast Memory Access (Intel® FMA) Technology Enhancements

The following sections describe the Just-in-Time Scheduling, Command Overlap, and Out-of-Order Scheduling Intel FMA technology enhancements.

Just-in-Time Command Scheduling

The memory controller has an advanced command scheduler where all pending requests are examined simultaneously to determine the most efficient request to be issued next. The most efficient request is picked from all pending requests and issued to system memory Just-in-Time to make optimal use of Command Overlapping. Thus, instead of having all memory access requests go individually through an arbitration mechanism forcing requests to be executed one at a time, the requests can be started without interfering with the current request allowing for concurrent issuing of requests. This allows for optimized bandwidth and reduced latency while maintaining appropriate command spacing to meet system memory protocol.

Command Overlap

Command Overlap allows the insertion of the DRAM commands between the Activate, Pre-charge, and Read/Write commands normally used, as long as the inserted commands do not affect the currently executing command. Multiple commands can be issued in an overlapping manner, increasing the efficiency of system memory protocol.

Out-of-Order Scheduling

While leveraging the Just-in-Time Scheduling and Command Overlap enhancements, the IMC continuously monitors pending requests to system memory for the best use of bandwidth and reduction of latency. If there are multiple requests to the same open page, these requests would be launched in a back-to-back manner to make optimum use of the open memory page. This ability to reorder requests on the fly allows the IMC to further reduce latency and increase bandwidth efficiency.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010



Data Scrambling

The system memory controller incorporates a Data Scrambling feature to minimize the impact of excessive di/dt on the platform system memory VRs due to successive 1s and 0s on the data bus. Past experience has demonstrated that traffic on the data bus is not random and can have energy concentrated at specific spectral harmonics creating high di/dt, which is generally limited by data patterns that excite resonance between the package inductance and on die capacitances. As a result, the system memory controller uses a data scrambling feature to create pseudo-random patterns on the system memory data bus to reduce the impact of any excessive di/dt.

PCI Express* Interface

This section describes the PCI Express* interface capabilities of the processor. See the PCI Express Base* Specification 3.0 for details on PCI Express*.

2.2.1 **PCI Express* Support**

The PCI Express* lanes (PEG[15:0] TX and RX) are fully-compliant to the PCI Express Base Specification, Revision 3.0.

The processor with the PCH support the configurations shown in the following table (may vary depending on PCH SKUs).

PCI Express* Supported Configurations in Desktop Product

Configuration	Desktop				
1x8, 2x4	GFX, I/O				
2x8	GFX, I/O				
1x16	GFX, I/O				

- The port may negotiate down to narrower widths.
 - Support for x16/x8/x4/x2/x1 widths for a single PCI Express* mode.
- 2.5 GT/s, 5.0 GT/s and 8 GT/s PCI Express* bit rates are supported.
- Gen 1 Raw bit-rate on the data pins of 2.5 GT/s, resulting in a real bandwidth per pair of 250 MB/s given the 8b/10b encoding used to transmit data across this interface. This also does not account for packet overhead and link maintenance. Maximum theoretical bandwidth on the interface of 4 GB/s in each direction simultaneously, for an aggregate of 8 GB/s when x16 Gen 1.
- Gen 2 Raw bit-rate on the data pins of 5.0 GT/s, resulting in a real bandwidth per pair of 500 MB/s given the 8b/10b encoding used to transmit data across this interface. This also does not account for packet overhead and link maintenance. Maximum theoretical bandwidth on the interface of 8 GB/s in each direction simultaneously, for an aggregate of 16 GB/s when x16 Gen 2.
- Gen 3 raw bit-rate on the data pins of 8.0 GT/s, resulting in a real bandwidth per pair of 984 MB/s using 128b/130b encoding to transmit data across this interface. This also does not account for packet overhead and link maintenance. Maximum theoretical bandwidth on the interface of 16 GB/s in each direction simultaneously, for an aggregate of 32 GB/s when x16 Gen 3.
- Hierarchical PCI-compliant configuration mechanism for downstream devices.
- Traditional PCI style traffic (asynchronous snooped, PCI ordering).

Processor Family March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



- PCI Express* extended configuration space. The first 256 bytes of configuration space aliases directly to the PCI Compatibility configuration space. The remaining portion of the fixed 4-KB block of memory-mapped space above that (starting at 100h) is known as extended configuration space.
- PCI Express* Enhanced Access Mechanism. Accessing the device configuration space in a flat memory mapped fashion.
- Automatic discovery, negotiation, and training of link out of reset.
- Traditional AGP style traffic (asynchronous non-snooped, PCI-X Relaxed ordering).
- Peer segment destination posted write traffic (no peer-to-peer read traffic) in Virtual Channel 0: DMI -> PCI Express* Port 0
- 64-bit downstream address format, but the processor never generates an address above 64 GB (Bits 63:36 will always be zeros).
- 64-bit upstream address format, but the processor responds to upstream read transactions to addresses above 64 GB (addresses where any of Bits 63:36 are nonzero) with an Unsupported Request response. Upstream write transactions to addresses above 64 GB will be dropped.
- Re-issues Configuration cycles that have been previously completed with the Configuration Retry status.
- PCI Express* reference clock is 100-MHz differential clock.
- Power Management Event (PME) functions.
- Dynamic width capability.
- Message Signaled Interrupt (MSI and MSI-X) messages.
- Polarity inversion

Note: The processor does not support PCI Express* Hot-Plug.

2.2.2 PCI Express* Architecture

Compatibility with the PCI addressing model is maintained to ensure that all existing applications and drivers operate unchanged.

The PCI Express* configuration uses standard mechanisms as defined in the PCI Plugand-Play specification. The processor PCI Express* ports support Gen 3. At 8 GT/s, Gen 3 operation results in twice as much bandwidth per lane as compared to Gen 2 operation. The 16 lanes PEG can operate at 2.5 GT/s, 5 GT/s, or 8 GT/s.

Gen 3 PCI Express* uses a 128b/130b encoding that is about 23% more efficient than the 8b/10b encoding used in Gen 1 and Gen 2.


The PCI Express* architecture is specified in three layers – Transaction Layer, Data Link Layer, and Physical Layer. See the *PCI Express Base Specification 3.0* for details of PCI Express* architecture.

2.2.3 PCI Express* Configuration Mechanism

The PCI Express* (external graphics) link is mapped through a PCI-to-PCI bridge structure.



Figure 3. PCI Express* Related Register Structures in the Processor



PCI Express* extends the configuration space to 4096 bytes per-device/function, as compared to 256 bytes allowed by the conventional PCI specification. PCI Express* configuration space is divided into a PCI-compatible region (that consists of the first 256 bytes of a logical device's configuration space) and an extended PCI Express* region (that consists of the remaining configuration space). The PCI-compatible region can be accessed using either the mechanisms defined in the PCI specification or using the enhanced PCI Express* configuration access mechanism described in the PCI Express* Enhanced Configuration Mechanism section.

The PCI Express* Host Bridge is required to translate the memory-mapped PCI Express* configuration space accesses from the host processor to PCI Express* configuration cycles. To maintain compatibility with PCI configuration addressing mechanisms, it is recommended that system software access the enhanced configuration space using 32-bit operations (32-bit aligned) only. See the PCI Express Base Specification for details of both the PCI-compatible and PCI Express* Enhanced configuration mechanisms and transaction rules.

PCI Express* Port

The PCI Express* interface on the processor is a single, 16-lane (x16) port that can also be configured at narrower widths. The PCI Express* port is being designed to be compliant with the *PCI Express Base Specification*, Revision 3.0.

PCI Express* Lanes Connection

The following figure demonstrates the PCIe* lane mapping.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2



Indefined undefined undefi defined undefined unde Lane 0 0 0 Lane 1 1 Lane 2 2 2 Lane 3 3 3 Lane 4 4 4 undefined und Lane 5 5 5 Lane 6 6 6 X 16 Controller Lane 7 7 7 Lane 8 0 8 8 Lane 9 9 9 1 Lane 10 2 10 10 X 8 Controller Lane 11 3 11 11 Lane 12 4 12 12 Lane 13 5 13 13 Lane 14 14 6 14 Direct Media Interface (DMI)

Direct Media Interface (DMI) connects the processor and the PCH. Next generation DMI2 is supported.

Only DMI x4 configuration is supported.

• DMI 2.0 support

PCI Express* Typical Operation 16 Lanes Mapping

2.3

Note:

- Compliant to Direct Media Interface Second Generation (DMI2).
- Four lanes in each direction.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



- 5 GT/s point-to-point DMI interface to PCH is supported.
- Raw bit-rate on the data pins of 5.0 GB/s, resulting in a real bandwidth per pair of 500 MB/s given the 8b/10b encoding used to transmit data across this interface. Does not account for packet overhead and link maintenance.
- Maximum theoretical bandwidth on interface of 2 GB/s in each direction simultaneously, for an aggregate of 4 GB/s when DMI x4.
- Shares 100-MHz PCI Express* reference clock.
- 64-bit downstream address format, but the processor never generates an address above 64 GB (Bits 63:36 will always be zeros).
- 64-bit upstream address format, but the processor responds to upstream read transactions to addresses above 64 GB (addresses where any of Bits 63:36 are nonzero) with an Unsupported Request response. Upstream write transactions to addresses above 64 GB will be dropped.
- Supports the following traffic types to or from the PCH:
 - DMI -> DRAM
 - DMI -> processor core (Virtual Legacy Wires (VLWs), Resetwarn, or MSIs only)
 - Processor core -> DMI
- APIC and MSI interrupt messaging support:
 - Message Signaled Interrupt (MSI and MSI-X) messages
- Downstream SMI, SCI and SERR error indication.
- Legacy support for ISA regime protocol (PHOLD/PHOLDA) required for parallel port DMA, floppy drive, and LPC bus masters.
- DC coupling no capacitors between the processor and the PCH.
- Polarity inversion.
- PCH end-to-end lane reversal across the link.
- Supports Half Swing "low-power/low-voltage".

DMI Error Flow

DMI can only generate SERR in response to errors, never SCI, SMI, MSI, PCI INT, or GPE. Any DMI related SERR activity is associated with Device 0.

DMI Link Down

The DMI link going down is a fatal, unrecoverable error. If the DMI data link goes to data link down, after the link was up, then the DMI link hangs the system by not allowing the link to retrain to prevent data corruption. This link behavior is controlled by the PCH.

Downstream transactions that had been successfully transmitted across the link prior to the link going down may be processed as normal. No completions from downstream, non-posted transactions are returned upstream over the DMI link after a link down event.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2



2.4 Processor Graphics

The processor graphics contains a generation 7.5 graphics core architecture. This enables substantial gains in performance and lower power consumption over previous generations. Up to 20 Execution Units are supported depending on the processor SKU.

- Next Generation Intel Clear Video Technology HD Support is a collection of video playback and enhancement features that improve the end user's viewing experience
 - Encode / transcode HD content
 - Playback of high definition content including Blu-ray Disc*
 - Superior image quality with sharper, more colorful images
 - Playback of Blu-ray* disc S3D content using HDMI (1.4a specification compliant with 3D)
- DirectX* Video Acceleration (DXVA) support for accelerating video processing
 - Full AVC/VC1/MPEG2 HW Decode
- Advanced Scheduler 2.0, 1.0, XPDM support
- Windows* 8, Windows* 7, OSX, Linux* operating system support
- DirectX* 11.1, DirectX* 11, DirectX* 10.1, DirectX* 10, DirectX* 9 support.
- OpenGL* 4.0, support
- Switchable Graphics support on AIO platforms with MxM solutions only


2.5 Processor Graphics Controller (GT)

The Graphics Engine Architecture includes 3D compute elements, Multi-format HW assisted decode/encode pipeline, and Mid-Level Cache (MLC) for superior high definition playback, video quality, and improved 3D performance and media.

The Display Engine handles delivering the pixels to the screen. GSA (Graphics in System Agent) is the primary channel interface for display memory accesses and "PCI-like" traffic in and out.



Figure 5. Processor Graphics Controller Unit Block Diagram



2.5.1 3D and Video Engines for Graphics Processing

The Gen 7.5 3D engine provides the following performance and power-management enhancements.

3D Pipeline

The 3D graphics pipeline architecture simultaneously operates on different primitives or on different portions of the same primitive. All the cores are fully programmable, increasing the versatility of the 3D Engine.

3D Engine Execution Units

- Supports up to 20 EUs. The EUs perform 128-bit wide execution per clock.
- Support SIMD8 instructions for vertex processing and SIMD16 instructions for pixel processing.

Vertex Fetch (VF) Stage

The VF stage executes 3DPRIMITIVE commands. Some enhancements have been included to better support legacy D3D APIs as well as SGI OpenGL*.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010
Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2



Vertex Shader (VS) Stage

The VS stage performs shading of vertices output by the VF function. The VS unit produces an output vertex reference for every input vertex reference received from the VF unit, in the order received.

Geometry Shader (GS) Stage

The GS stage receives inputs from the VS stage. Compiled application-provided GS programs, specifying an algorithm to convert the vertices of an input object into some output primitives. For example, a GS shader may convert lines of a line strip into polygons representing a corresponding segment of a blade of grass centered on the line. Or it could use adjacency information to detect silhouette edges of triangles and output polygons extruding out from the edges.

Clip Stage

The Clip stage performs general processing on incoming 3D objects. However, it also includes specialized logic to perform a Clip Test function on incoming objects. The Clip Test optimizes generalized 3D Clipping. The Clip unit examines the position of incoming vertices, and accepts/rejects 3D objects based on its Clip algorithm.

Strips and Fans (SF) Stage

The SF stage performs setup operations required to rasterize 3D objects. The outputs from the SF stage to the Windower stage contain implementation-specific information required for the rasterization of objects and also supports clipping of primitives to some extent.

Windower / IZ (WIZ) Stage

The WIZ unit performs an early depth test, which removes failing pixels and eliminates unnecessary processing overhead.

The Windower uses the parameters provided by the SF unit in the object-specific rasterization algorithms. The WIZ unit rasterizes objects into the corresponding set of pixels. The Windower is also capable of performing dithering, whereby the illusion of a higher resolution when using low-bpp channels in color buffers is possible. Color dithering diffuses the sharp color bands seen on smooth-shaded objects.

Video Engine

The Video Engine handles the non-3D (media/video) applications. It includes support for VLD and MPEG2 decode in hardware.

2D Engine

The 2D Engine contains BLT (Block Level Transfer) functionality and an extensive set of 2D instructions. To take advantage of the 3D during engine's functionality, some BLT functions make use of the 3D renderer.

Processor Graphics VGA Registers

The 2D registers consists of original VGA registers and others to support graphics modes that have color depths, resolutions, and hardware acceleration features that go beyond the original VGA standard.

Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] Processor Family
Datasheet – Volume 1 of 2

March 2015
30

Order No.: 328897-010



Logical 128-Bit Fixed BLT and 256 Fill Engine

This BLT engine accelerates the GUI of Microsoft Windows* operating systems. The 128-bit BLT engine provides hardware acceleration of block transfers of pixel data for many common Windows operations. The BLT engine can be used for the following:

- Move rectangular blocks of data between memory locations
- Data alignment
- To perform logical operations (raster ops)

The rectangular block of data does not change, as it is transferred between memory locations. The allowable memory transfers are between: cacheable system memory and frame buffer memory, frame buffer memory and frame buffer memory, and within system memory. Data to be transferred can consist of regions of memory, patterns, or solid color fills. A pattern is always 8 x 8 pixels wide and may be 8, 16, or 32 bits per pixel.

The BLT engine expands monochrome data into a color depth of 8, 16, or 32 bits. BLTs can be either opaque or transparent. Opaque transfers move the data specified to the destination. Transparent transfers compare destination color to source color and write according to the mode of transparency selected.

Data is horizontally and vertically aligned at the destination. If the destination for the BLT overlaps with the source memory location, the BLT engine specifies which area in memory to begin the BLT transfer. Hardware is included for all 256 raster operations (source, pattern, and destination) defined by Microsoft*, including transparent BLT.

The BLT engine has instructions to invoke BLT and stretch BLT operations, permitting software to set up instruction buffers and use batch processing. The BLT engine can perform hardware clipping during BLTs.

2.5.2 Multi Graphics Controllers Multi-Monitor Support

The processor supports simultaneous use of the Processor Graphics Controller (GT) and a x16 PCI Express* Graphics (PEG) device. The processor supports a maximum of 2 displays connected to the PEG card in parallel with up to 2 displays connected to the processor and PCH.

Note: When supporting Multi Graphics Multi Monitors, "drag and drop" between monitors and the 2x8PEG is not supported.

2.6 Digital Display Interface (DDI)

- The processor supports:
 - Three Digital Display (x4 DDI) interfaces that can be configured as DisplayPort*, HDMI*, or DVI. DisplayPort* can be configured to use 1, 2, or 4 lanes depending on the bandwidth requirements and link data rate of RBR (1.62 GT/s), HBR (2.7 GT/s) and HBR2 (5.4 GT/s). When configured as HDMI*, DDIx4 port can support 2.97 GT/s. In addition, Digital Port D (x4 DDI) interface can also be configured to carry embedded DisplayPort* (eDPx4). Built-in displays are only supported on Digital Port D.
 - One dedicated Intel FDI Port for legacy VGA support on the PCH.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2



- The HDMI* interface supports HDMI with 3D, 4K, Deep Color, and x.v.Color. The DisplayPort* interface supports the VESA DisplayPort* Standard Version 1, Revision 2.
- The processor supports High-bandwidth Digital Content Protection (HDCP) for high-definition content playback over digital interfaces.
- The processor also integrates dedicated a Mini HD audio controller to drive audio on integrated digital display interfaces, such as HDMI* and DisplayPort*. The HD audio controller on the PCH would continue to support down CODECs, and so on. The processor Mini HD audio controller supports two High-Definition Audio streams simultaneously on any of the three digital ports.
- The processor supports streaming any 3 independent and simultaneous display combination of DisplayPort*/HDMI*/DVI/eDP*/VGA monitors with the exception of 3 simultaneous display support of HDMI*/DVI. In the case of 3 simultaneous displays, two High Definition Audio streams over the digital display interfaces are supported.
- Each digital port is capable of driving resolutions up to 3840x2160 at 60 Hz through DisplayPort* and 4096x2304 at 24 Hz/2560x1600 at 60 Hz using HDMI*.
- DisplayPort* Aux CH, DDC channel, Panel power sequencing, and HPD are supported through the PCH.




Figure 6. Processor Display Architecture

Display is the presentation stage of graphics. This involves:

- Pulling rendered data from memory
- Converting raw data into pixels
- Blending surfaces into a frame

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family
Datasheet – Volume 1 of 2

March 2015
32

Order No.: 328897-010



- Organizing pixels into frames
- Optionally scaling the image to the desired size
- Re-timing data for the intended target
- Formatting data according to the port output standard


DisplayPort*

DisplayPort* is a digital communication interface that uses differential signaling to achieve a high-bandwidth bus interface designed to support connections between PCs and monitors, projectors, and TV displays. DisplayPort* is also suitable for display connections between consumer electronics devices, such as high-definition optical disc players, set top boxes, and TV displays.

A DisplayPort* consists of a Main Link, Auxiliary channel, and a Hot-Plug Detect signal. The Main Link is a unidirectional, high-bandwidth, and low latency channel used for transport of isochronous data streams such as uncompressed video and audio. The Auxiliary Channel (AUX CH) is a half-duplex bidirectional channel used for link management and device control. The Hot-Plug Detect (HPD) signal serves as an interrupt request for the sink device.

The processor is designed in accordance with the VESA DisplayPort* Standard Version 1.2a. The processor supports VESA DisplayPort* PHY Compliance Test Specification 1.2a and VESA DisplayPort* Link Layer Compliance Test Specification 1.2a.

Figure 7. **DisplayPort* Overview**



High-Definition Multimedia Interface (HDMI*)

The High-Definition Multimedia Interface* (HDMI*) is provided for transmitting uncompressed digital audio and video signals from DVD players, set-top boxes, and other audiovisual sources to television sets, projectors, and other video displays. It can carry high quality multi-channel audio data and all standard and high-definition consumer electronics video formats. The HDMI display interface connecting the processor and display devices uses transition minimized differential signaling (TMDS) to carry audiovisual information through the same HDMI cable.

HDMI includes three separate communications channels — TMDS, DDC, and the optional CEC (consumer electronics control). CEC is not supported on the processor. As shown in the following figure, the HDMI cable carries four differential pairs that

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010




make up the TMDS data and clock channels. These channels are used to carry video, audio, and auxiliary data. In addition, HDMI carries a VESA DDC. The DDC is used by an HDMI Source to determine the capabilities and characteristics of the Sink.

Audio, video, and auxiliary (control/status) data is transmitted across the three TMDS data channels. The video pixel clock is transmitted on the TMDS clock channel and is used by the receiver for data recovery on the three data channels. The digital display data signals driven natively through the PCH are AC coupled and needs level shifting to convert the AC coupled signals to the HDMI compliant digital signals.

The processor HDMI interface is designed in accordance with the High-Definition Multimedia Interface with 3D, 4K, Deep Color, and x.v.Color.

Figure 8. HDMI* Overview



Digital Video Interface

The processor Digital Ports can be configured to drive DVI-D. DVI uses TMDS for transmitting data from the transmitter to the receiver, which is similar to the HDMI protocol except for the audio and CEC. Refer to the HDMI section for more information on the signals and data transmission. To drive DVI-I through the back panel the VGA DDC signals are connected along with the digital data and clock signals from one of the Digital Ports. When a system has support for a DVI-I port, then either VGA or the DVI-D through a single DVI-I connector can be driven, but not both simultaneously.

The digital display data signals driven natively through the processor are AC coupled and need level shifting to convert the AC coupled signals to the HDMI compliant digital signals.

Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] Processor Family
Datasheet – Volume 1 of 2

March 2015
34

Order No.: 328897-010



embedded DisplayPort*

embedded DisplayPort* (eDP*) is an embedded version of the DisplayPort standard oriented towards applications such as notebook and All-In-One PCs. Digital Port D can be configured as eDP. Like DisplayPort, embedded DisplayPort also consists of a Main Link, Auxiliary channel, and an optional Hot-Plug Detect signal.

The eDP on the processor can be configured for 2 or 4 lanes.

The processor supports embedded DisplayPort* (eDP*) Standard Version 1.2 and VESA embedded DisplayPort* Standard Version 1.2.

Integrated Audio

- HDMI and display port interfaces carry audio along with video.
- Processor supports two DMA controllers to output two High Definition audio streams on two digital ports simultaneously.
- Supports only the internal HDMI and DP CODECs.

Table 8. Processor Supported Audio Formats over HDMI*and DisplayPort* undefined undefined und

Audio Formats	HDMI*	DisplayPort*
AC-3 Dolby* Digital	Yes	Yes
Dolby Digital Plus	Yes	Yes
DTS-HD*	Yes	Yes
LPCM, 192 kHz/24 bit, 8 Channel	Yes	Yes
Dolby TrueHD, DTS-HD Master Audio* (Lossless Blu-Ray Disc* Audio Format)	Yes	Yes

The processor will continue to support Silent stream. Silent stream is an integrated audio feature that enables short audio streams, such as system events to be heard over the HDMI and DisplayPort monitors. The processor supports silent streams over the HDMI and DisplayPort interfaces at 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz sampling rates.

Multiple Display Configurations

The following multiple display configuration modes are supported (with appropriate driver software):

- Single Display is a mode with one display port activated to display the output to one display device.
- Intel Display Clone is a mode with up to three display ports activated to drive the display content of same color depth setting but potentially different refresh rate and resolution settings to all the active display devices connected.
- Extended Desktop is a mode with up to three display ports activated to drive the content with potentially different color depth, refresh rate, and resolution settings on each of the active display devices connected.

The digital ports on the processor can be configured to support DisplayPort*/HDMI/ DVI. For Desktop designs, digital port D can be configured as eDPx4 in addition to dedicated x2 port for Intel FDI for VGA. The following table shows examples of valid three display configurations through the processor.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet – Volume 1 of 2 Order No.: 328897-010



Valid Three Display Configurations through the Processor

4 / //			AU'			
adefined L.	Display 1	Display 2	Display 3	Maximum Resolution Display 1	Maximum Resolution Display 2	Maximum Resolution Display 3
//	HDMI	HDMI	DP	4096x2304 2560x1600	-	3840x2160 @ 60 Hz
	DVI	DVI	DP	1920×1200	@ 60 Hz	3840x2160 @ 60 Hz
ino	DP	DP	DP	delli	3840x2160 @ 60 Hz	fines
adefined undefined uno	VGA	DP	HDMI	1920x1200 @ 60 Hz	3840x2160 @ 60 Hz	4096x2304 @ 24 Hz 2560x1600 @ 60 Hz
red unde	eDP	DP	HDMI	3840x2160 @ 60 Hz	3840x2160 @ 60 Hz	4096x2304 @ 24 Hz 2560x1600 @ 60 Hz
defille	eDP	DP	DP	3840x2160 @ 60 Hz	3840x216	50 @ 60 Hz
inc.	eDP	HDMI	HDMI	3840x2160 @ 60 Hz		04 @ 24 Hz 00 @ 60 Hz

Notes: 1. Requires support of 2 channel DDR3/DDR3L 1600 MT/s configuration for driving 3 simultaneous 3840x2160 @ 60 Hz display resolutions

The following table shows the DP/eDP resolutions supported for 1, 2, or 4 lanes depending on link data rate of RBR, HBR, and HBR2.

Table 10. DisplayPort and embedded DisplayPort* Resolutions for 1, 2, 4 Lanes - Link Data Rate of RBR, HBR, and HBR2

unde	Link Data Rate		Lane Count				
	od uli	1	1102	4			
	RBR	1064x600	1400x1050	2240x1400			
	HBR	1280x960	1920x1200	2880×1800			
· nec	HBR2	1920x1200	2880x1800	3840x2160			
	Any 3 displays can be	supported simultaned	ously using the followi	ng rules:			
	Maximum of 2 HDI	MIS		uger.			
adefine	 Maximum of 2 DVI 	S	ed u				
nuo.	 Maximum of 1 HDI 	MI and 1 DVI	1efine				
	 Any 3 DisplayPort 		INOIS				

- Maximum of 2 HDMIs
- Maximum of 2 DVIs
- Maximum of 1 HDMI and 1 DVI
- Any 3 DisplayPort
- One VGA
- One eDP

High-bandwidth Digital Content Protection (HDCP)

HDCP is the technology for protecting high-definition content against unauthorized copy or unreceptive between a source (computer, digital set top boxes, and so on) and the sink (panels, monitor, and TVs). The processor supports HDCP 1.4 for content protection over wired displays (HDMI*, DVI, and DisplayPort*).

The HDCP 1.4 keys are integrated into the processor and customers are not required to physically configure or handle the keys.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010

^{2.} DP and eDP resolutions in the above table are supported for 4 lanes with link data rate HBR2.



2.7 Intel[®] Flexible Display Interface (Intel[®] FDI)

- The Intel Flexible Display Interface (Intel FDI) passes display data from the processor (source) to the PCH (sink) for display through a display interface on the PCH.
- Intel FDI supports 2 lanes at 2.7 GT/s fixed frequency. This can be configured to 1 or 2 lanes depending on the bandwidth requirements.
- Intel FDI supports 8 bits per color only.
- Side band sync pin (FDI_CSYNC).
- Side band interrupt pin (DISP_INT). This carries combined interrupt for HPDs of all the ports, AUX and I²C completion events, and so on.
- Intel FDI is not encrypted as it drives only VGA and content protection is not supported on VGA.

2.8 Platform Environmental Control Interface (PECI)

PECI is an Intel proprietary interface that provides a communication channel between Intel processors and external components, like Super I/O (SIO) and Embedded Controllers (EC), to provide processor temperature, Turbo, TDP, and memory throttling control mechanisms and many other services. PECI is used for platform thermal management and real time control and configuration of processor features and performance.

2.8.1 PECI Bus Architecture

The PECI architecture is based on a wired-OR bus that the clients (as processor PECI) can pull up high (with strong drive).

The idle state on the bus is near zero.


The following figure demonstrates PECI design and connectivity. While the host/originator can be a third party PECI host, one of the PECI clients is a processor PECI device.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2



Figure 9. PECI Host-Clients Connection Example





3.0 Technologies

This chapter provides a high-level description of Intel technologies implemented in the processor.

The implementation of the features may vary between the processor SKUs.

Details on the different technologies of Intel processors and other relevant external notes are located at the Intel technology web site: http://www.intel.com/technology/

3.1 Intel® Virtualization Technology (Intel® VT)

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. This allows multiple, independent operating systems to run simultaneously on a single system. Intel VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets.

Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) added hardware support in the processor to improve the virtualization performance and robustness. Intel® Virtualization Technology for Directed I/O (Intel VT-d) extends Intel® VT-x by adding hardware assisted support to improve I/O device virtualization performance.

Intel® VT-x specifications and functional descriptions are included in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3B* and is available at:

http://www.intel.com/products/processor/manuals/index.htm

The Intel VT-d specification and other Intel VT documents can be referenced at:

http://www.intel.com/technology/virtualization/index.htm

https://sharedspaces.intel.com/sites/PCDC/SitePages/Ingredients/ingredient.aspx?ing=VT

Intel® VT-x Objectives

Intel VT-x provides hardware acceleration for virtualization of IA platforms. Virtual Machine Monitor (VMM) can use Intel VT-x features to provide an improved reliable virtualized platform. By using Intel VT-x, a VMM is:

- Robust: VMMs no longer need to use paravirtualization or binary translation. This
 means that off-the-shelf operating systems and applications can be run without
 any special steps.
- Enhanced: Intel VT enables VMMs to run 64-bit guest operating systems on IA x86 processors.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015

Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2



- **More reliable:** Due to the hardware support, VMMs can now be smaller, less complex, and more efficient. This improves reliability and availability and reduces the potential for software conflicts.
- More secure: The use of hardware transitions in the VMM strengthens the isolation of VMs and further prevents corruption of one VM from affecting others on the same system.

Intel® VT-x Features

The processor supports the following Intel VT-x features:

- Extended Page Table (EPT) Accessed and Dirty Bits
 - EPT A/D bits enabled VMMs to efficiently implement memory management and page classification algorithms to optimize VM memory operations, such as defragmentation, paging, live migration, and check-pointing. Without hardware support for EPT A/D bits, VMMs may need to emulate A/D bits by marking EPT paging-structures as not-present or read-only, and incur the overhead of EPT page-fault VM exits and associated software processing.
- Extended Page Table Pointer (EPTP) switching
 - EPTP switching is a specific VM function. EPTP switching allows guest software (in VMX non-root operation, supported by EPT) to request a different EPT paging-structure hierarchy. This is a feature by which software in VMX non-root operation can request a change of EPTP without a VM exit. Software can choose among a set of potential EPTP values determined in advance by software in VMX root operation.
- Pause loop exiting
 - Support VMM schedulers seeking to determine when a virtual processor of a
 multiprocessor virtual machine is not performing useful work. This situation
 may occur when not all virtual processors of the virtual machine are currently
 scheduled and when the virtual processor in question is in a loop involving the
 PAUSE instruction. The new feature allows detection of such loops and is thus
 called PAUSE-loop exiting.

The processor core supports the following Intel VT-x features:

- Extended Page Tables (EPT)
 - EPT is hardware assisted page table virtualization.
 - It eliminates VM exits from the guest operating system to the VMM for shadow page-table maintenance.
- Virtual Processor IDs (VPID)
 - Ability to assign a VM ID to tag processor core hardware structures (such as TLBs).
 - This avoids flushes on VM transitions to give a lower-cost VM transition time and an overall reduction in virtualization overhead.
- Guest Preemption Timer
 - Mechanism for a VMM to preempt the execution of a guest operating system after an amount of time specified by the VMM. The VMM sets a timer value before entering a guest.
 - The feature aids VMM developers in flexibility and Quality of Service (QoS) guarantees.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

40

Order No.: 328897-010



- Descriptor-Table Exiting
 - Descriptor-table exiting allows a VMM to protect a guest operating system from an internal (malicious software based) attack by preventing relocation of key system data structures like IDT (interrupt descriptor table), GDT (global descriptor table), LDT (local descriptor table), and TSS (task segment selector).
 - A VMM using this feature can intercept (by a VM exit) attempts to relocate these data structures and prevent them from being tampered by malicious software.

Intel® VT-d Objectives

The key Intel VT-d objectives are domain-based isolation and hardware-based virtualization. A domain can be abstractly defined as an isolated environment in a platform to which a subset of host physical memory is allocated. Intel VT-d provides accelerated I/O performance for a virtualized platform and provides software with the following capabilities:

- I/O device assignment and security: for flexibly assigning I/O devices to VMs and extending the protection and isolation properties of VMs for I/O operations.
- DMA remapping: for supporting independent address translations for Direct Memory Accesses (DMA) from devices.
- Interrupt remapping: for supporting isolation and routing of interrupts from devices and external interrupt controllers to appropriate VMs.
- Reliability: for recording and reporting to system software DMA and interrupt errors that may otherwise corrupt memory or impact VM isolation.


Intel VT-d accomplishes address translation by associating a transaction from a given I/O device to a translation table associated with the Guest to which the device is assigned. It does this by means of the data structure in the following illustration. This table creates an association between the device's PCI Express* Bus/Device/Function (B/D/F) number and the base address of a translation table. This data structure is populated by a VMM to map devices to translation tables in accordance with the device assignment restrictions above, and to include a multi-level translation table (VT-d Table) that contains Guest specific address translations.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Processor Family, and Desktop Intel® Celeron®
Processor Family
Processor Family
All Celeron®
Processor Family
Desktop Intel® Celeron®
Processor Family
Processor Family
Desktop Intel® Celeron®
Desktop Intel®



Figure 10. Device to Domain Mapping Structures



Intel VT-d functionality, often referred to as an Intel VT-d Engine, has typically been implemented at or near a PCI Express host bridge component of a computer system. This might be in a chipset component or in the PCI Express functionality of a processor with integrated I/O. When one such Intel VT-d engine receives a PCI Express transaction from a PCI Express bus, it uses the B/D/F number associated with the transaction to search for an Intel VT-d translation table. In doing so, it uses the B/D/F number to traverse the data structure shown in the above figure. If it finds a valid Intel VT-d table in this data structure, it uses that table to translate the address provided on the PCI Express bus. If it does not find a valid translation table for a given translation, this results in an Intel VT-d fault. If Intel VT-d translation is required, the Intel VT-d engine performs an N-level table walk.

For more information, refer to *Intel*® *Virtualization Technology for Directed I/O Architecture Specification* http://download.intel.com/technology/computing/vptech/
Intel(r) VT for Direct IO.pdf

Intel® VT-d Features

The processor supports the following Intel VT-d features:

Desktop 4th Generation Intel® Core[™] Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family
Datasheet – Volume 1 of 2

March 2015
42

Order No.: 328897-010



- Memory controller and processor graphics comply with the Intel VT-d 1.2 Specification
- Two Intel VT-d DMA remap engines
 - iGFX DMA remap engine
 - Default DMA remap engine (covers all devices except iGFX)
- Support for root entry, context entry, and default context
- 39-bit guest physical address and host physical address widths
- Support for 4 KB page sizes
- Support for register-based fault recording only (for single entry only) and support for MSI interrupts for faults
- Support for both leaf and non-leaf caching
- Support for boot protection of default page table
- Support for non-caching of invalid page table entries
- Support for hardware-based flushing of translated but pending writes and pending reads, on IOTLB invalidation
- Support for Global, Domain specific, and Page specific IOTLB invalidation
- MSI cycles (MemWr to address FEEx xxxxh) not translated
 - Translation faults result in cycle forwarding to VBIOS region (byte enables masked for writes). Returned data may be bogus for internal agents; PEG/DMI interfaces return unsupported request status
- Interrupt remapping is supported
- Queued invalidation is supported
- Intel VT-d translation bypass address range is supported (Pass Through)

The processor supports the following added new Intel VT-d features:

- 4-level Intel VT-d Page walk: Both default Intel VT-d engine, as well as the IGD Intel VT-d engine, are upgraded to support 4-level Intel VT-d tables (adjusted guest address width 48 bits)
- Intel VT-d superpage: support of Intel VT-d superpage (2 MB, 1 GB) for the default Intel VT-d engine (that covers all devices except IGD)
 - IGD Intel VT-d engine does not support superpage and BIOS should disable superpage in default Intel VT-d engine when iGFX is enabled.

Note: Intel VT-d Technology may not be available on all SKUs.

3.2 Intel® Trusted Execution Technology (Intel® TXT)

Intel Trusted Execution Technology (Intel TXT) defines platform-level enhancements that provide the building blocks for creating trusted platforms.

The Intel TXT platform helps to provide the authenticity of the controlling environment such that those wishing to rely on the platform can make an appropriate trust decision. The Intel TXT platform determines the identity of the controlling environment by accurately measuring and verifying the controlling software.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2
43



Another aspect of the trust decision is the ability of the platform to resist attempts to change the controlling environment. The Intel TXT platform will resist attempts by software processes to change the controlling environment or bypass the bounds set by the controlling environment.

Intel TXT is a set of extensions designed to provide a measured and controlled launch of system software that will then establish a protected environment for itself and any additional software that it may execute.

These extensions enhance two areas:

- The launching of the Measured Launched Environment (MLE).
- The protection of the MLE from potential corruption.

The enhanced platform provides these launch and control interfaces using Safer Mode Extensions (SMX).

The SMX interface includes the following functions:

- Measured/Verified launch of the MLE.
- Mechanisms to ensure the above measurement is protected and stored in a secure location.
- Protection mechanisms that allow the MLE to control attempts to modify itself.

The processor also offers additional enhancements to System Management Mode (SMM) architecture for enhanced security and performance. The processor provides new MSRs to:

- Enable a second SMM range
- Enable SMM code execution range checking
- Select whether SMM Save State is to be written to legacy SMRAM or to MSRs
- Determine if a thread is going to be delayed entering SMM
- Determine if a thread is blocked from entering SMM
- Targeted SMI, enable/disable threads from responding to SMIs both VLWs and IPI

For the above features, BIOS must test the associated capability bit before attempting to access any of the above registers.

For more information, refer to the Intel® Trusted Execution Technology Measured Launched Environment Programming Guide.

3.3 Intel® Hyper-Threading Technology (Intel® HT Technology)

The processor supports Intel Hyper-Threading Technology (Intel HT Technology) that allows an execution core to function as two logical processors. While some execution resources, such as caches, execution units, and buses are shared, each logical processor has its own architectural state with its own set of general-purpose registers and control registers. This feature must be enabled using the BIOS and requires operating system support.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

44

Order No.: 328897-010



Intel recommends enabling Intel HT Technology with Microsoft Windows* 8 and Microsoft Windows* 7 and disabling Intel HT Technology using the BIOS for all previous versions of Windows* operating systems. For more information on Intel HT Technology, see http://www.intel.com/technology/platform-technology/hyperthreading/

Intel® Turbo Boost Technology 2.0

The Intel Turbo Boost Technology 2.0 allows the processor core to opportunistically and automatically run faster than its rated operating frequency/render clock, if it is operating below power, temperature, and current limits. The Intel Turbo Boost Technology 2.0 feature is designed to increase performance of both multi-threaded and single-threaded workloads.

Maximum frequency is dependant on the SKU and number of active cores. No special hardware support is necessary for Intel Turbo Boost Technology 2.0. BIOS and the operating system can enable or disable Intel Turbo Boost Technology 2.0.

Compared with previous generation products, Intel Turbo Boost Technology 2.0 will increase the ratio of application power to TDP. Thus, thermal solutions and platform cooling that are designed to less than thermal design guidance might experience thermal and performance issues since more applications will tend to run at the maximum power limit for significant periods of time.

Note: Intel Turbo Boost Technology 2.0 may not be available on all SKUs

Intel® Turbo Boost Technology 2.0 Frequency

The processor rated frequency assumes that all execution cores are running an application at the thermal design power (TDP). However, under typical operation, not all cores are active. Therefore, most applications are consuming less than the TDP at the rated frequency. To take advantage of the available thermal headroom, the active cores can increase their operating frequency.

To determine the highest performance frequency amongst active cores, the processor takes the following into consideration:

- The number of cores operating in the C0 state.
- The estimated core current consumption.
- The estimated package prior and present power consumption.
- The package temperature.

Any of these factors can affect the maximum frequency for a given workload. If the power, current, or thermal limit is reached, the processor will automatically reduce the frequency to stay within its TDP limit. Turbo processor frequencies are only active if the operating system is requesting the P0 state. For more information on P-states and C-states, see Power Management on page 49.

Intel® Advanced Vector Extensions 2.0 (Intel® AVX2)

Intel Advanced Vector Extensions 2.0 (Intel AVX2) is the latest expansion of the Intel instruction set. Intel AVX2 extends the Intel Advanced Vector Extensions (Intel AVX) with 256-bit integer instructions, floating-point fused multiply add (FMA) instructions, and gather operations. The 256-bit integer vectors benefit math, codec, image, and

Processor Family March 2015 Datasheet – Volume 1 of 2 Order No.: 328897-010



digital signal processing software. FMA improves performance in face detection, professional imaging, and high performance computing. Gather operations increase vectorization opportunities for many applications. In addition to the vector extensions, this generation of Intel processors adds new bit manipulation instructions useful in compression, encryption, and general purpose software.

For more information on Intel AVX, see http://www.intel.com/software/avx

3.6 Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)

The processor supports Intel Advanced Encryption Standard New Instructions (Intel AES-NI) that are a set of Single Instruction Multiple Data (SIMD) instructions that enable fast and secure data encryption and decryption based on the Advanced Encryption Standard (AES). Intel AES-NI are valuable for a wide range of cryptographic applications, such as applications that perform bulk encryption/decryption, authentication, random number generation, and authenticated encryption. AES is broadly accepted as the standard for both government and industry applications, and is widely deployed in various protocols.

Intel AES-NI consists of six Intel SSE instructions. Four instructions, AESENC, AESENCLAST, AESDEC, and AESDELAST facilitate high performance AES encryption and decryption. The other two, AESIMC and AESKEYGENASSIST, support the AES key expansion procedure. Together, these instructions provide a full hardware for supporting AES; offering security, high performance, and a great deal of flexibility.

PCLMULQDQ Instruction

The processor supports the carry-less multiplication instruction, PCLMULQDQ. PCLMULQDQ is a Single Instruction Multiple Data (SIMD) instruction that computes the 128-bit carry-less multiplication of two, 64-bit operands without generating and propagating carries. Carry-less multiplication is an essential processing component of several cryptographic systems and standards. Hence, accelerating carry-less multiplication can significantly contribute to achieving high speed secure computing and communication.

Intel® Secure Kev

The processor supports Intel® Secure Key (formerly known as Digital Random Number Generator (DRNG)), a software visible random number generation mechanism supported by a high quality entropy source. This capability is available to programmers through the RDRAND instruction. The resultant random number generation capability is designed to comply with existing industry standards in this regard (ANSI X9.82 and NIST SP 800-90).

Some possible usages of the RDRAND instruction include cryptographic key generation as used in a variety of applications, including communication, digital signatures, secure storage, and so on.

3.7 Intel® Transactional Synchronization Extensions - New Instructions (Intel® TSX-NI)

Intel Transactional Synchronization Extensions - New Instructions (Intel TSX-NI). Intel TSX-NI provides a set of instruction extensions that allow programmers to specify regions of code for transactional synchronization. Programmers can use these

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

46

Order No.: 328897-010



extensions to achieve the performance of fine-grain locking while actually programming using coarse-grain locks. Details on Intel TSX-NI are in the Intel® Architecture Instruction Set Extensions Programming Reference.

3.8 Intel® 64 Architecture x2APIC

The x2APIC architecture extends the xAPIC architecture that provides key mechanisms for interrupt delivery. This extension is primarily intended to increase processor addressability.

Specifically, x2APIC:

- Retains all key elements of compatibility to the xAPIC architecture:
 - Delivery modes
 - Interrupt and processor priorities
 - Interrupt sources
 - Interrupt destination types
- Provides extensions to scale processor addressability for both the logical and physical destination modes
- · Adds new features to enhance performance of interrupt delivery
- Reduces complexity of logical destination mode interrupt delivery on link based architectures

The key enhancements provided by the x2APIC architecture over xAPIC are the following:

- Support for two modes of operation to provide backward compatibility and extensibility for future platform innovations:
 - In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture.
 - In x2APIC mode, APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements on interrupt delivery.
- Increased range of processor addressability in x2APIC mode:
 - Physical xAPIC ID field increases from 8 bits to 32 bits, allowing for interrupt processor addressability up to 4G-1 processors in physical destination mode.
 A processor implementation of x2APIC architecture can support fewer than 32bits in a software transparent fashion.
 - Logical xAPIC ID field increases from 8 bits to 32 bits. The 32-bit logical x2APIC ID is partitioned into two sub-fields a 16-bit cluster ID and a 16-bit logical ID within the cluster. Consequently, ((2^20) 16) processors can be addressed in logical destination mode. Processor implementations can support fewer than 16 bits in the cluster ID sub-field and logical ID sub-field in a software agnostic fashion.
- More efficient MSR interface to access APIC registers:
 - To enhance inter-processor and self-directed interrupt delivery as well as the ability to virtualize the local APIC, the APIC register set can be accessed only through MSR-based interfaces in x2APIC mode. The Memory Mapped IO (MMIO) interface used by xAPIC is not supported in x2APIC mode.

Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] Processor Family

March 2015

Datasheet – Volume 1 of 2

March 2015 Datasheet – Volume 1 of Order No.: 328897-010 4



- The semantics for accessing APIC registers have been revised to simplify the
 programming of frequently-used APIC registers by system software. Specifically,
 the software semantics for using the Interrupt Command Register (ICR) and End
 Of Interrupt (EOI) registers have been modified to allow for more efficient delivery
 and dispatching of interrupts.
- The x2APIC extensions are made available to system software by enabling the local x2APIC unit in the "x2APIC" mode. To benefit from x2APIC capabilities, a new operating system and a new BIOS are both needed, with special support for x2APIC mode.
- The x2APIC architecture provides backward compatibility to the xAPIC architecture and forward extendible for future Intel platform innovations.

Note: Intel x2APIC Technology may not be available on all SKUs.

For more information, see the *Intel*® 64 Architecture x2APIC Specification at http://www.intel.com/products/processor/manuals/.

3.9 Power Aware Interrupt Routing (PAIR)

The processor includes enhanced power-performance technology that routes interrupts to threads or cores based on their sleep states. As an example, for energy savings, it routes the interrupt to the active cores without waking the deep idle cores. For performance, it routes the interrupt to the idle (C1) cores without interrupting the already heavily loaded cores. This enhancement is mostly beneficial for high-interrupt scenarios like Gigabit LAN, WLAN peripherals, and so on.

3.10 Execute Disable Bit

The Execute Disable Bit allows memory to be marked as executable when combined with a supporting operating system. If code attempts to run in non-executable memory, the processor raises an error to the operating system. This feature can prevent some classes of viruses or worms that exploit buffer overrun vulnerabilities and can thus help improve the overall security of the system. See the *Intel*® 64 and *IA-32 Architectures Software Developer's Manuals* for more detailed information.

3.11 Supervisor Mode Execution Protection (SMEP)

Supervisor Mode Execution Protection provides the next level of system protection by blocking malicious software attacks from user mode code when the system is running in the highest privilege level. This technology helps to protect from virus attacks and unwanted code from harming the system. For more information, refer to *Intel*[®] 64 and *IA-32 Architectures Software Developer's Manual, Volume 3A* at: http://www.intel.com/Assets/PDF/manual/253668.pdf

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

48

Order No.: 328897-010




4.0 Power Management

This chapter provides information on the following power management topics:

- Advanced Configuration and Power Interface (ACPI) States
- Processor Core
- Integrated Memory Controller (IMC)
- PCI Express*
- Direct Media Interface (DMI)
- · Processor Graphics Controller

Figure 11. Processor Power States



Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family, and Desktop Intel® Celeron®
Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Processor Family
Processor Family
Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Processor Family
Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Processor Family
Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Desktop Intel® Pentium® Processor Family, and Desktop Intel® Pentium® Processor Family, and Desktop Intel® Pentium® Processor Family, and Desktop Intel® Pentium® Processor Family
Desktop Intel® Pentium® Processor Family, and Desktop Intel® Pentium® Pen



Advanced Configuration and Power Interface (ACPI) States Supported

This section describes the ACPI states supported by the processor.

Table 11. **System States**

State	Description
G0/S0	Full On Mode.
G1/S3-Cold	Suspend-to-RAM (STR). Context saved to memory (S3-Hot state is not supported by the processor).
G1/S4	Suspend-to-Disk (STD). All power lost (except wakeup on PCH).
G2/S5	Soft off. All power lost (except wakeup on PCH). Total reboot.
G3	Mechanical off. All power removed from system.

indefined undefined und Table 12. **Processor Core / Package State Support**

State	Description
C0	Active mode, processor executing code.
C1	AutoHALT state.
C1E	AutoHALT state with lowest frequency and voltage operating point.
C3	Execution cores in C3 state flush their L1 instruction cache, L1 data cache, and L2 cache to the L3 shared cache. Clocks are shut off to each core.
C6	Execution cores in this state save their architectural state before removing core voltage.
C7	Execution cores in this state behave similarly to the C6 state. If all execution cores request C7 state, L3 cache ways are flushed until it is cleared. If the entire L3 cache is flushed, voltage will be removed from the L3 cache. Power removal to SA, Cores and L3 will reduce power consumption. C7 may not be available on all SKUs.

Table 13. Integrated Memory Controller States

State	Description	
Power up	CKE asserted. Active mode.	
Pre-charge Power-down	CKE de-asserted (not self-refresh) with all banks closed.	
Active Power- down	CKE de-asserted (not self-refresh) with minimum one bank active.	sined u
Self-Refresh	CKE de-asserted using device self-refresh.	delli
PCI Express	* Link States	ed ui.
State	Description	

Table 14. **PCI Express* Link States**

**	
State	Description
L0	Full on – Active transfer state.
L0s	First Active Power Management low-power state – Low exit latency.
L1	Lowest Active Power Management – Longer exit latency.
L3	Lowest power state (power-off) – Longest exit latency.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family Datasheet - Volume 1 of 2 March 2015 Order No.: 328897-010



Table 15. Direct Media Interface (DMI) States

State	Description
LO	Full on – Active transfer state.
L0s	First Active Power Management low-power state – Low exit latency.
L1	Lowest Active Power Management – Longer exit latency.
L3	Lowest power state (power-off) – Longest exit latency.

Table 16. G, S, and C Interface State Combinations

Global (G) State	Sleep (S) State	Processor Package (C) State	Processor State	System Clocks	Description
G0	S0	C0	Full On	On	Full On
G0	S0	C1/C1E	Auto-Halt	On	Auto-Halt
G0	S0	C3	Deep Sleep	On	Deep Sleep
G0	S0	C6/C7	Deep Power- down	On	Deep Power-down
G1	S3	Power off		Off, except RTC	Suspend to RAM
G1	S4	Power off		Off, except RTC	Suspend to Disk
G2	S5	Power off		Off, except RTC	Soft Off
G3	NA	Power off		Power off	Hard off

Power off S4 Power off G2 S5 Power off G3 NA Power off Table 17. D, S, and C Interface State Combination

		, *		
n.	Graphics Adapter (D) State	Sleep (S) State	Package (C) State	Description
in the second second	D0	S0	C0	Full On, Displaying.
ed un.	D0	S0	C1/C1E	Auto-Halt, Displaying.
undefined undefined un	D0	S0	C3	Deep sleep, Displaying.
unoc	D0	50	C6/C7	Deep Power-down, Displaying.
cineo.	D3	S0	Any	Not displaying.
adeir	D3	S3	N/A	Not displaying, Graphics Core is powered off.
y m.	D3	S4	N/A	Not displaying, suspend to disk.
	-0	·		

4.2 Processor Core Power Management

While executing code, Enhanced Intel SpeedStep® Technology optimizes the processor's frequency and core voltage based on workload. Each frequency and voltage operating point is defined by ACPI as a P-state. When the processor is not executing code, it is idle. A low-power idle state is defined by ACPI as a C-state. In general, deeper power C-states have longer entry and exit latencies.

4.2.1 Enhanced Intel® SpeedStep® Technology Key Features

The following are the key features of Enhanced Intel SpeedStep Technology:

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2
Order No.: 328897-010



- Multiple frequency and voltage points for optimal performance and power efficiency. These operating points are known as P-states.
- Frequency selection is software controlled by writing to processor MSRs. The
 voltage is optimized based on the selected frequency and the number of active
 processor cores.
 - Once the voltage is established, the PLL locks on to the target frequency.
 - All active processor cores share the same frequency and voltage. In a multicore processor, the highest frequency P-state requested among all active cores is selected.
 - Software-requested transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until the previous transition is completed.
- The processor controls voltage ramp rates internally to ensure glitch-free transitions.
- Because there is low transition latency between P-states, a significant number of transitions per-second are possible.


4.2.2 Low-Power Idle States

When the processor is idle, low-power idle states (C-states) are used to save power. More power savings actions are taken for numerically higher C-states. However, higher C-states have longer exit and entry latencies. Resolution of C-states occur at the thread, processor core, and processor package level. Thread-level C-states are available if Intel Hyper-Threading Technology is enabled.

Caution:

Long term reliability cannot be assured unless all the Low-Power Idle States are enabled.

Figure 12. Idle Power Management Breakdown of the Processor Cores



Entry and exit of the C-states at the thread and core level are shown in the following figure.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family


Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010



Figure 13. Thread and Core C-State Entry and Exit



While individual threads can request low-power C-states, power saving actions only take place once the core C-state is resolved. Core C-states are automatically resolved by the processor. For thread and core C-states, a transition to and from C0 is required before entering any other C-state.

Table 18. Coordination of Thread Power States at the Core Level

Processor (Core C-State	Sine	,	Thread 1	ined t		1
	inc	CO	C1	С3	C6	C7	1
	CO	C0	C0	CO AU	C0	C0	71.
5.	C1	C0	C1 ¹	C1 ¹	C1 ¹	C1 ¹	ed u
Thread 0	С3	C0	C1 ¹	C3	C3	C3	defille
FILLER	C6	C0	C1 ¹	C3	C6	C6	nuc.
8,	С7	C0	C1 ¹	C3	C6	C7	1

Note: 1. If enabled, the core C-state will be C1E if all cores have resolved a core C1 state or higher.

4.2.3 Requesting Low-Power Idle States

The primary software interfaces for requesting low-power idle states are through the MWAIT instruction with sub-state hints and the HLT instruction (for C1 and C1E). However, software may make C-state requests using the legacy method of I/O reads from the ACPI-defined processor clock control registers, referred to as P_LVLx. This method of requesting C-states provides legacy support for operating systems that initiate C-state transitions using I/O reads.

For legacy operating systems, P_LVLx I/O reads are converted within the processor to the equivalent MWAIT C-state request. Therefore, P_LVLx reads do not directly result in I/O reads to the system. The feature, known as I/O MWAIT redirection, must be enabled in the BIOS.

The BIOS can write to the C-state range field of the PMG_IO_CAPTURE MSR to restrict the range of I/O addresses that are trapped and emulate MWAIT like functionality. Any P_LVLx reads outside of this range do not cause an I/O redirection to MWAIT(Cx) like request. The reads fall through like a normal I/O instruction.

Processor Family
March 2015 Datasheet - Volume 1 of 2
Order No.: 328897-010 53



When P LVLx I/O instructions are used, MWAIT sub-states cannot be defined. The MWAIT sub-state is always zero if I/O MWAIT redirection is used. By default, P LVLx I/O redirections enable the MWAIT 'break on EFLAGS.IF' feature that triggers a wakeup on an interrupt, even if interrupts are masked by EFLAGS.IF.

4.2.4 **Core C-State Rules**

The following are general rules for all core C-states, unless specified otherwise:

- A core C-state is determined by the lowest numerical thread state (such as Thread 0 requests C1E state while Thread 1 requests C3 state, resulting in a core C1E state). See the G, S, and C Interface State Combinations table.
- A core transitions to C0 state when:
 - An interrupt occurs
 - There is an access to the monitored address if the state was entered using an MWAIT/Timed MWAIT instruction
 - The deadline corresponding to the Timed MWAIT instruction expires
- An interrupt directed toward a single thread wakes only that thread.
- If any thread in a core is in active (in C0 state), the core's C-state will resolve to C0 state.
- Any interrupt coming into the processor package may wake any core.
- A system reset re-initializes all processor cores.

Core CO State

The normal operating state of a core where code is being executed.

Core C1/C1E State

C1/C1E is a low power state entered when all threads within a core execute a HLT or MWAIT(C1/C1E) instruction.

A System Management Interrupt (SMI) handler returns execution to either Normal state or the C1/C1E state. See the Intel® 64 and IA-32 Architectures Software Developer's Manual for more information.

While a core is in C1/C1E state, it processes bus snoops and snoops from other threads. For more information on C1E state, see Package C-States on page 55.

Core C3 State

Individual threads of a core can enter the C3 state by initiating a P_LVL2 I/O read to the P_BLK or an MWAIT(C3) instruction. A core in C3 state flushes the contents of its L1 instruction cache, L1 data cache, and L2 cache to the shared L3 cache, while maintaining its architectural state. All core clocks are stopped at this point. Because the core's caches are flushed, the processor does not wake any core that is in the C3 state when either a snoop is detected or when another core accesses cacheable

Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] Processor Family Datasheet - Volume 1 of 2 March 2015 Order No.: 328897-010



Core C6 State

Individual threads of a core can enter the C6 state by initiating a P_LVL3 I/O read or an MWAIT(C6) instruction. Before entering core C6 state, the core will save its architectural state to a dedicated SRAM. Once complete, a core will have its voltage reduced to zero volts. During exit, the core is powered on and its architectural state is restored.

Core C7 State

Individual threads of a core can enter the C7 state by initiating a P_LVL4 I/O read to the P_BLK or by an MWAIT(C7) instruction. The core C7 state exhibits the same behavior as the core C6 state.

Note: C7 state may not be available on all SKUs.

C-State Auto-Demotion

In general, deeper C-states, such as C6 state, have long latencies and have higher energy entry/exit costs. The resulting performance and energy penalties become significant when the entry/exit frequency of a deeper C-state is high. Therefore, incorrect or inefficient usage of deeper C-states have a negative impact on idle power. To increase residency and improve idle power in deeper C-states, the processor supports C-state auto-demotion.

There are two C-state auto-demotion options:

- C7/C6 to C3 state
- C7/C6/C3 To C1 state

The decision to demote a core from C6/C7 to C3 or C3/C6/C7 to C1 state is based on each core's immediate residency history and interrupt rate . If the interrupt rate experienced on a core is high and the residence in a deep C-state between such interrupts is low, the core can be demoted to a C3 or C1 state. A higher interrupt pattern is required to demote a core to C1 state as compared to C3 state.

This feature is disabled by default. BIOS must enable it in the PMG_CST_CONFIG_CONTROL register. The auto-demotion policy is also configured by this register.

4.2.5 Package C-States

The processor supports C0, C1/C1E, C3, C6, and C7 (on some SKUs) power states. The following is a summary of the general rules for package C-state entry. These apply to all package C-states, unless specified otherwise:

- A package C-state request is determined by the lowest numerical core C-state amongst all cores.
- A package C-state is automatically resolved by the processor depending on the core idle power states and the status of the platform components.
 - Each core can be at a lower idle power state than the package if the platform does not grant the processor permission to enter a requested package C-state.
 - The platform may allow additional power savings to be realized in the processor.

Processor Family
March 2015 Datasheet - Volume 1 of 2
Order No.: 328897-010 55



- For package C-states, the processor is not required to enter C0 state before entering any other C-state.
- Entry into a package C-state may be subject to auto-demotion that is, the
 processor may keep the package in a deeper package C-state than requested
 by the operating system if the processor determines, using heuristics, that the
 deeper C-state results in better power/performance.

The processor exits a package C-state when a break event is detected. Depending on the type of break event, the processor does the following:

- If a core break event is received, the target core is activated and the break event message is forwarded to the target core.
 - If the break event is not masked, the target core enters the core C0 state and the processor enters package C0 state.
 - If the break event is masked, the processor attempts to re-enter its previous package state.
- If the break event was due to a memory access or snoop request,
 - But the platform did not request to keep the processor in a higher package Cstate, the package returns to its previous C-state.
 - And the platform requests a higher power C-state, the memory access or snoop request is serviced and the package remains in the higher power Cstate.

The following table shows package C-state resolution for a dual-core processor. The following figure summarizes package C-state transitions.

Table 19. Coordination of Core Power States at the Package Level

Package C	-State			Core 1		
Sine		CO	C1	C3	C6	C7
19e.	CO	C0	C0	C0	C0	CO CO
	C1	C0	C1 ¹	C1 ¹	C1 ¹	C1 ¹
Core 0	С3	C0	C1 ¹	C3	C3	C3
	C6	C0	C1 ¹	C3	C6	C6
	C7	C0	C1 ¹	C3	C6	C7

Note: 1. If enabled, the package C-state will be C1E if all cores have resolved a core C1 state or higher.


Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] Processor Family
Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010



Package C-State Entry and Exit



Package C0 State

This is the normal operating state for the processor. The processor remains in the normal state when at least one of its cores is in the C0 or C1 state or when the platform has not granted permission to the processor to go into a low-power state. Individual cores may be in lower power idle states while the package is in C0 state.

Package C1/C1E State

No additional power reduction actions are taken in the package C1 state. However, if the C1E sub-state is enabled, the processor automatically transitions to the lowest supported core clock frequency, followed by a reduction in voltage.

The package enters the C1 low-power state when:

- At least one core is in the C1 state.
- The other cores are in a C1 or deeper power state.

The package enters the C1E state when:

- All cores have directly requested C1E using MWAIT(C1) with a C1E sub-state hint.
- All cores are in a power state deeper than C1/C1E state; however, the package low-power state is limited to C1/C1E using the PMG CST CONFIG CONTROL MSR.
- All cores have requested C1 state using HLT or MWAIT(C1) and C1E autopromotion is enabled in IA32_MISC_ENABLES.

No notification to the system occurs upon entry to C1/C1E state.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



Package C2 State

Package C2 state is an internal processor state that cannot be explicitly requested by software. A processor enters Package C2 state when:

- All cores and graphics have requested a C3 or deeper power state; however, constraints (LTR, programmed timer events in the near future, and so on) prevent entry to any state deeper than C 2 state. Or,
- All cores and graphics are in the C3 or deeper power states, and a memory access request is received. Upon completion of all outstanding memory requests, the processor transitions back into a deeper package C-state.

Package C3 State

A processor enters the package C3 low-power state when:

- At least one core is in the C3 state.
- The other cores are in a C3 state or deeper power state and the processor has been granted permission by the platform.
- The platform has not granted a request to a package C6 or deeper state, however, has allowed a package C6 state.

In package C3 state, the L3 shared cache is valid.

Package C6 State

A processor enters the package C6 low-power state when:

- At least one core is in the C6 state.
- The other cores are in a C6 or deeper power state and the processor has been granted permission by the platform.
- If the cores are requesting C7 state, but the platform is limiting to a package C6 state, the last level cache in this case can be flushed.

In package C6 state all cores have saved their architectural state and have had their core voltages reduced to zero volts. It is possible the L3 shared cache is flushed and turned off in package C6 state. If at least one core is requesting C6 state, the L3 cache will not be flushed.

Package C7 State

The processor enters the package C7 low-power state when all cores are in the C7 state. In package C7, the processor will take action to remove power from portions of the system agent.

Core break events are handled the same way as in package C3 or C6 state.

C7 state may not be available on all SKUs.



Package C6 state is the deepest C-state supported on discrete graphics systems with PCI Express Graphics (PEG).

Package C7 state is the deepest C-state supported on integrated graphics systems (or switchable graphics systems during integrated graphics mode). However, in most configurations, package C6 will be more energy efficient than package C7 state. As a result, package C7 state residency is expected to be very low or zero in most scenarios where the display is enabled. Logic internal to the processor will determine whether package C6 or package C7 state is the most efficient. There is no need to make changes in BIOS or system software to prioritize package C6 state over package C7 state.

Package C-States and Display Resolutions

The integrated graphics engine has the frame buffer located in system memory. When the display is updated, the graphics engine fetches display data from system memory. Different screen resolutions and refresh rates have different memory latency requirements. These requirements may limit the deepest Package C-state the processor can enter. Other elements that may affect the deepest Package C-state available are the following:

- Display is on or off
- Single or multiple displays
- Native or non-native resolution
- Panel Self Refresh (PSR) technology

Note:

Order No.: 328897-010

Display resolution is not the only factor influencing the deepest Package C-state the processor can get into. Device latencies, interrupt response latencies, and core Cstates are among other factors that influence the final package C-state the processor can enter.

The following table lists display resolutions and deepest available package C-State. The display resolutions are examples using common values for blanking and pixel rate. Actual results will vary. The table shows the deepest possible Package C-state. System workload, system idle, and AC or DC power also affect the deepest possible Package C-state.

Table 20. **Deepest Package C-State Available**

under	Number of Displays ¹	Native Resolution	Deepest Available Package C- State
3	Single	800x600 60 Hz	PC6
	Single	1024x768 60 Hz	PC6
111	Single	1280x1024 60 Hz	PC6
ined to	Single	1920x1080 60 Hz	PC6
defill	Single	1920x1200 60 Hz	PC6
undefined undefined u	Single	1920x1440 60 Hz	PC6
fines	Single	2048x1536 60 Hz	PC6
"inge.	Single	2560x1600 60 Hz	PC6
d	Single	2560x1920 60 Hz	PC3
		70.	continued

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015



define	stineo	
thed une	defined under	Processor—Power Management
	led une	d under
Number of Displays ¹	Native Resolution	Deepest Available Package C- State
Single	2880x1620 60 Hz	PC3
Single	2880x1800 60 Hz	PC3
Single	3200x1800 60 Hz	PC3
Single	3200x2000 60 Hz	PC3
Single	3840x2160 60 Hz	PC3
Single	3840x2160 30 Hz	PC3
Single	4096x2160 24 Hz	PC3
Multiple	800x600 60 Hz	PC6
Multiple	1024x768 60 Hz	PC6
Multiple	1280x1024 60 Hz	PC6
Multiple	1920x1080 60 Hz	PC3
Multiple	1920x1200 60 Hz	PC3
Multiple	1920x1440 60 Hz	PC3
Multiple	2048x1536 60 Hz	PC3
Multiple	2560x1600 60 Hz	PC2
Multiple	2560x1920 60 Hz	PC2
Multiple	2880x1620 60 Hz	PC2
Multiple	2880x1800 60 Hz	PC2
Multiple	3200x1800 60 Hz	PC2
Multiple	3200x2000 60 Hz	PC2
Multiple	3840x2160 60 Hz	PC2
Multiple	3840x2160 30 Hz	PC2
Multiple	4096x2160 24 Hz	PC2
	Single Single Single Single Single Single Single Single Single Multiple	Number of Displays 1 Native Resolution Single 2880x1620 60 Hz Single 2880x1800 60 Hz Single 3200x1800 60 Hz Single 3200x2000 60 Hz Single 3840x2160 30 Hz Single 4096x2160 24 Hz Multiple 800x600 60 Hz Multiple 1024x768 60 Hz Multiple 1280x1024 60 Hz Multiple 1920x1080 60 Hz Multiple 1920x1200 60 Hz Multiple 2048x1536 60 Hz Multiple 2560x1600 60 Hz Multiple 2560x1600 60 Hz Multiple 2880x1620 60 Hz Multiple 2880x1800 60 Hz Multiple 3200x1800 60 Hz Multiple 3200x2000 60 Hz

Notes: 1. For multiple display cases, the resolution listed is the highest native resolution of all enabled displays, and PSR is internally disabled; that is, dual display with one 800x600 60 Hz display and one 2560x1600 60 Hz display will result in a deepest available package C-state of PC2.

Integrated Memory Controller (IMC) Power Management

The main memory is power managed during normal operation and in low-power ACPI Cx states.

Disabling Unused System Memory Outputs

Any system memory (SM) interface signal that goes to a memory module connector in which it is not connected to any actual memory devices (such as SO-DIMM connector is unpopulated, or is single-sided) is tri-stated. The benefits of disabling unused SM signals are:

Reduced power consumption.

^{2.} Microcode Update rev 00000010 or newer must be used.



 Reduced possible overshoot/undershoot signal quality issues seen by the processor I/O buffer receivers caused by reflections from potentially unterminated transmission lines.

When a given rank is not populated, the corresponding chip select and CKE signals are not driven.

At reset, all rows must be assumed to be populated, until it can be determined that the rows are not populated. This is due to the fact that when CKE is tri-stated with an SO-DIMM present, the SO-DIMM is not ensured to maintain data integrity.

CKE tri-state should be enabled by BIOS where appropriate, since at reset all rows must be assumed to be populated.

4.3.2 DRAM Power Management and Initialization

The processor implements extensive support for power management on the SDRAM interface. There are four SDRAM operations associated with the Clock Enable (CKE) signals, which the SDRAM controller supports. The processor drives four CKE pins to perform these operations.

The CKE is one of the power save means. When CKE is off, the internal DDR clock is disabled and the DDR power is reduced. The power saving differs according to the selected mode and the DDR type used. For more information, refer to the IDD table in the DDR specification.

The processor supports three different types of power-down modes in package C0. The different power-down modes can be enabled through configuring "PM_PDWN_config_0_0_0_MCHBAR". The type of CKE power-down can be configured through PDWN_mode (bits 15:12) and the idle timer can be configured through PDWN_idle_counter (bits 11:0). The different power-down modes supported are:

- No power-down (CKE disable)
- Active power-down (APD): This mode is entered if there are open pages when
 de-asserting CKE. In this mode the open pages are retained. Power-saving in this
 mode is the lowest. Power consumption of DDR is defined by IDD3P. Exiting this
 mode is defined by tXP small number of cycles. For this mode, DRAM DLL must
 be on.
- **PPD/DLL-off:** In this mode the data-in DLLs on DDR are off. Power-saving in this mode is the best among all power modes. Power consumption is defined by IDD2P1. Exiting this mode is defined by tXP, but also tXPDLL (10–20 according to DDR type) cycles until first data transfer is allowed. For this mode, DRAM DLL must be off.

The CKE is determined per rank, whenever it is inactive. Each rank has an idle-counter. The idle-counter starts counting as soon as the rank has no accesses, and if it expires, the rank may enter power-down while no new transactions to the rank arrives to queues. The idle-counter begins counting at the last incoming transaction arrival.

It is important to understand that since the power-down decision is per rank, the IMC can find many opportunities to power down ranks, even while running memory intensive applications; the savings are significant (may be few Watts, according to the DDR specification). This is significant when each channel is populated with more ranks.

Processor Family
March 2015 Datasheet – Volume 1 of 2
Order No.: 328897-010 61



Selection of power modes should be according to power-performance or thermal trade-offs of a given system:

- When trying to achieve maximum performance and power or thermal consideration is not an issue – use no power-down
- In a system which tries to minimize power-consumption, try using the deepest power-down mode possible PPD/DLL-off with a low idle timer value.
- In high-performance systems with dense packaging (that is, tricky thermal design) the power-down mode should be considered in order to reduce the heating and avoid DDR throttling caused by the heating.

The default value that BIOS configures in "PM_PDWN_config_0_0_0_MCHBAR" is 6080h; that is, PPD/DLL-off mode with idle timer of 80h, or 128 DCLKs. This is a balanced setting with deep power-down mode and moderate idle timer value.

The idle timer expiration count defines the number of DCKLs that a rank is idle that causes entry to the selected power mode. As this timer is set to a shorter time, the IMC will have more opportunities to put DDR in power-down. There is no BIOS hook to set this register. Customers choosing to change the value of this register can do it by changing it in the BIOS. For experiments, this register can be modified in real time if BIOS does not lock the IMC registers.

4.3.2.1 Initialization Role of CKE

During power-up, CKE is the only input to the SDRAM that has its level recognized (other than the DDR3/DDR3L reset pin) once power is applied. It must be driven LOW by the DDR controller to make sure the SDRAM components float DQ and DQS during power-up. CKE signals remain LOW (while any reset is active) until the BIOS writes to a configuration register. Using this method, CKE is ensured to remain inactive for much longer than the specified 200 micro-seconds after power and clocks to SDRAM devices are stable.

4.3.2.2 Conditional Self-Refresh

During S0 idle state, system memory may be conditionally placed into self-refresh state when the processor is in package C3 or deeper power state. Refer to Intel® Rapid Memory Power Management (Intel® RMPM) for more details on conditional self-refresh with Intel HD Graphics enabled.

When entering the S3 – Suspend-to-RAM (STR) state or S0 conditional self-refresh, the processor core flushes pending cycles and then enters SDRAM ranks that are not used by Intel graphics memory into self-refresh. The CKE signals remain LOW so the SDRAM devices perform self-refresh.

The target behavior is to enter self-refresh for package C3 or deeper power states as long as there are no memory requests to service.

4.3.2.3 Dynamic Power-Down

Dynamic power-down of memory is employed during normal operation. Based on idle conditions, a given memory rank may be powered down. The IMC implements aggressive CKE control to dynamically put the DRAM devices in a power-down state. The processor core controller can be configured to put the devices in active power-down (CKE de-assertion with open pages) or pre-charge power-down (CKE de-

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010



assertion with all pages closed). Pre-charge power-down provides greater power savings, but has a bigger performance impact since all pages will first be closed before putting the devices in power-down mode.

If dynamic power-down is enabled, all ranks are powered up before doing a refresh cycle and all ranks are powered down at the end of refresh.

4.3.2.4 DRAM I/O Power Management

Unused signals should be disabled to save power and reduce electromagnetic interference. This includes all signals associated with an unused memory channel. Clocks, CKE, ODE, and CS signals are controlled per DIMM rank and will be powered down for unused ranks.

The I/O buffer for an unused signal should be tri-stated (output driver disabled), the input receiver (differential sense-amp) should be disabled, and any DLL circuitry related ONLY to unused signals should be disabled. The input path must be gated to prevent spurious results due to noise on the unused signals (typically handled automatically when input receiver is disabled).

4.3.3 DRAM Running Average Power Limitation (RAPL)

RAPL is a power and time constant pair. DRAM RAPL defines an average power constraint for the DRAM domain. Constraint is controlled by the PCU. Platform entities (PECI or in-band power driver) can specify a power limit for the DRAM domain. PCU continuously monitors the extant of DRAM throttling due to the power limit and rebudgets the limit between DIMMs.

4.3.4 DDR Electrical Power Gating (EPG)

The DDR I/O of the processor supports Electrical Power Gating (DDR-EPG) while the processor is at C3 or deeper power state.

In C3 or deeper power state, the processor internally gates V_{DDQ} for the majority of the logic to reduce idle power while keeping all critical DDR pins such as SM_DRAMRST#, CKE and VREF in the appropriate state.

In C7, the processor internally gates $V_{\text{CCIO_TERM}}$ for all non-critical state to reduce idle power.

In S3 or C-state transitions, the DDR does not go through training mode and will restore the previous training information.

4.4 PCI Express* Power Management

- Active power management is supported using L0s, and L1 states.
- All inputs and outputs disabled in L2/L3 Ready state.

4.5 Direct Media Interface (DMI) Power Management

Active power management is supported using L0s/L1 state.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2
Order No.: 328897-010



4.6 Graphics Power Management

4.6.1 Intel® Rapid Memory Power Management (Intel® RMPM)

Intel Rapid Memory Power Management (Intel RMPM) conditionally places memory into self-refresh when the processor is in package C3 or deeper power state to allow the system to remain in the lower power states longer for memory not reserved for graphics memory. Intel RMPM functionality depends on graphics/display state (relevant only when processor graphics is being used), as well as memory traffic patterns generated by other connected I/O devices.

4.6.2 Graphics Render C-State

Render C-state (RC6) is a technique designed to optimize the average power to the graphics render engine during times of idleness. RC6 is entered when the graphics render engine, blitter engine, and the video engine have no workload being currently worked on and no outstanding graphics memory transactions. When the idleness condition is met, the processor graphics will program the graphics render engine internal power rail into a low voltage state.

4.6.3 Intel® Graphics Dynamic Frequency

Intel Graphics Dynamic Frequency Technology is the ability of the processor and graphics cores to opportunistically increase frequency and/or voltage above the guaranteed processor and graphics frequency for the given part. Intel Graphics Dynamic Frequency Technology is a performance feature that makes use of unused package power and thermals to increase application performance. The increase in frequency is determined by how much power and thermal budget is available in the package, and the application demand for additional processor or graphics performance. The processor core control is maintained by an embedded controller. The graphics driver dynamically adjusts between P-States to maintain optimal performance, power, and thermals. The graphics driver will always try to place the graphics engine in the most energy efficient P-state.



5.0 Thermal Management

This chapter provides both component-level and system-level thermal management. Topics covered include processor thermal specifications, thermal profiles, thermal metrology, fan speed control, adaptive thermal monitor, THERMTRIP# signal, Digital Thermal Sensor (DTS), Intel Turbo Boost Technology, package power control, power plane control, and turbo time parameter.

The processor requires a thermal solution to maintain temperatures within its operating limits. Any attempt to operate the processor outside these operating limits may result in permanent damage to the processor and potentially other components within the system. Maintaining the proper thermal environment is key to reliable, long-term system operation.

A complete solution includes both component and system level thermal management features. Component level thermal solutions can include active or passive heatsinks attached to the processor integrated heat spreader (IHS).

To allow the optimal operation and long-term reliability of Intel processor-based systems, the processor must remain within the minimum and maximum case temperature (T_{CASE}) specifications as defined by the applicable thermal profile. Thermal solutions not designed to provide this level of thermal capability may affect the long-term reliability of the processor and system.

The processors implement a methodology for managing processor temperatures that is intended to support acoustic noise reduction through fan speed control and to assure processor reliability. Selection of the appropriate fan speed is based on the relative temperature data reported by the processor's Digital Temperature Sensor (DTS). The DTS can be read using the Platform Environment Control Interface (PECI) as described in Processor Temperature on page 78. Alternatively, when PECI is monitored by the PCH, the processor temperature can be read from the PCH using the SMBus protocol defined in Embedded Controller Support Provided by the PCH. The temperature reported over PECI is always a negative value and represents a delta below the onset of thermal control circuit (TCC) activation, as indicated by PROCHOT# (see Processor Temperature on page 78). Systems that implement fan speed control must be designed to use this data. Systems that do not alter the fan speed only need to ensure the case temperature meets the thermal profile specifications.

Analysis indicates that real applications are unlikely to cause the processor to consume maximum power dissipation for sustained time periods. Intel recommends that complete thermal solution designs target the Thermal Design Power (TDP), instead of the maximum processor power consumption. The Adaptive Thermal Monitor feature is intended to help protect the processor in the event that an application exceeds the TDP recommendation for a sustained time period. For more details on this feature, see Adaptive Thermal Monitor on page 78. To ensure maximum flexibility for future processors, systems should be designed to the Thermal Solution Capability guidelines, even if a processor with lower power dissipation is currently planned.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015

Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Order No.: 328897-010



al c **Desktop Processor Thermal Specifications**

Product PC6	Table 21		_	T	r Thermal		T		1 76			٦
Quad Core Processor with Graphics 2013D and PCG 2013D and PCG 2013D and PCG 2014 Quad Core Processor with Graphics 2013C 23 17 1.0 3.5 3.4 0 84 5 2014) Thermal Profile on page 68 Dual Core Processor with Graphics 2013C 23 17 1.0 3.5 3.4 0 65 5 Thermal Profile on page 69 Quad Core Processor with Graphics 2013C 23 17 1.0 3.5 3.4 0 54 5 Thermal Profile on page 69 Quad Core Processor with Graphics 2013B 18 11 1.0 3.5 3.4 0 45 5 Thermal Profile on page 70 Quad Core Processor with Graphics 2013B 18 11 1.0 3.5 3.4 0 45 5 Thermal Profile on page 70 Quad Core Processor with with With British Profile on page 70 0 0 3.5 3.4 0 45 5 Thermal Profile on page 70	Product	PCG ⁸	Power Packag e C1E (W) ^{1, 2,}	Power Packag e C3 (W) ^{1, 3,}	Power Package	Power Packag e C6	Power Package C7 (W) ¹ ,	Power Package C6/C7	Thermal Design Power	T _{CASE} (°C)	TTV T _{CASE}	define
Dual Core Processor With Graphics 2013C 23	Core Processor with	2013D and	26	20	1.0	ed 3.5	3.4	0	84	red 5 mi	r (PCG 2013D and PCG 2014) Thermal Profile on page	Nue.
Dual Core Processor with Graphics 2013C 23	with	2013C	23	17	1.0	3.5	3.4	nde lined	65	5	r (PCG 2013C) Thermal Profile on page	undefir
Quad Core Processor with Graphics 2013B 18 11 1.0 3.5 3.4 0 45 5 Thermal Profile on page 70 Quad Core Processor with with With With With With With With With W	Processor with	2013C	23	17	1.0	3.5	3.4	0	54	ned un	r (PCG 2013C) Thermal Profile on page	
Core Processor 2013A 16 16 1.0 3.5 3.4 0 35 5 7 (PCG 2013A)	Core Processor with	2013B	18	ndefine	1.0	3.5	3.4	and Stine	45	5	r (PCG 2013B) Thermal Profile on page	undefi
ed undefined und	Core Processor with	2013A				. 00				70	r (PCG 2013A) Thermal	
ied undefined un	30		ned'	undefin	200		č	undefine	ad um			.nde
ued II.	indefine	ed und	Still			ifined u	ndefines			sined'	undefine	èq m.
fined undefine	ned L		fined	undefir	led nur			d undefir	led unde	31.		4 und



Product	PCG ⁸	Max Power Packag e C1E (W) ^{1, 2,} ^{5, 9}	Max Power Packag e C3 (W) ^{1, 3,} ^{5, 9}	Min Power Package C3 (W) ⁹	Max Power Packag e C6 (W) ^{1, 4,} ^{5, 9}	Max Power Package C7 (W) ^{1,} 4, 5, 9	Min Power Package C6/C7 (W) ⁹	TTV Thermal Design Power (W) 6, 7, 10	Min T _{CASE} (°C)	Max TTV T _{CASE} (°C)
Dual Core Processor with Graphics	define	16	16	1.0	3.5	3.4	0	35	5	Profile on page 72

- Notes: 1. The package C-state power is the worst case power in the system configured as follows:
 - a. Memory configured for DDR3 1333 and populated with two DIMMs per channel.
 - b. DMI and PCIe links are at L1.
 - 2. Specification at DTS = 50 °C and minimum voltage loadline.
 - 3. Specification at DTS = 50 °C and minimum voltage loadline.
 - 4. Specification at DTS = 35 °C and minimum voltage loadline.
 - 5. These DTS values in Notes 2 4 are based on the TCC Activation MSR having a value of 100, see Processor Temperature on page 78.
 - 6. These values are specified at V_{CC_MAX} and V_{NOM} for all other voltage rails for all processor frequencies. Systems must be designed to ensure the processor is not to be subjected to any static V_{CC} and I_{CC} combination wherein V_{CCP} exceeds $V_{CCP\ MAX}$ at specified I_{CCP} . See the loadline specifications.
 - 7. Thermal Design Power (TDP) should be used for processor thermal solution design targets. TDP is not the maximum power that the processor can dissipate. TDP is measured at DTS = -1. TDP is achieved with the Memory configured for DDR3 1333 and 2 DIMMs per channel.
 - Platform Compatibility Guide (PCG) (previously known as FMB) provides a design target for meeting all planned processor frequency requirements.
 - 9. Not 100% tested. Specified by design characterization.

5.1 **Desktop Processor Thermal Profiles**


This section provides thermal profiles for the Desktop processor families.

Processor Family March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



5.1.1 Processor (PCG 2013D and PCG 2014) Thermal Profile

Figure 15. Thermal Test Vehicle Thermal Profile for Processor (PCG 2013D and PCG 2014)



See the following table for discrete points that constitute the thermal profile.

Power (W)

Table 22. Thermal Test Vehicle Thermal Profile for Processor (PCG 2013D and PCG 2014)

undefined undefined u	Power (W)	T _{CASE_MAX} (°C)
	Y = 0.33 * Pow	er + 45
defill	0	45.00
4 unc	2	45.66
	4	46.32
nder.	6	46.98
	8	47.64
	10	48.30
	12	48.96
di	14	49.62
iefine	16	50.28
, nuoc	18	50.94
	20	51.60
Indefined undefined i	22	52.26
11.	24	52.92
	60	continued

Power (w)	(°C)
26	53.58
28	54.24
30	54.90
32	55.56
34	56.22
36	56.88
38	57.54
40	58.20
42	58.86
44	59.52
46	60.18
48	60.84
50	61.50
52	62.16
	continued

		Power (W)	T _{CASE_MAX} (°C)
		54	62.82
		56	63.48
1		58	64.14
		60	64.80
	0	62	65.46
		64	66.12
		66	66.78
		68	67.44
		70	68.10
		72	68.76
		74	69.42
		76	70.08
		78	70.74
			continued
۱			


Datasheet - Volume 1 of 2 March 2015 68 Order No.: 328897-010



Power (W)	T _{CASE_MAX} (°C)
80	71.40
82	72.06
84	72.72

5.1.2 **Processor (PCG 2013C) Thermal Profile**

Figure 16. Thermal Test Vehicle Thermal Profile for Processor (PCG 2013C)



See the following table for discrete points that constitute the thermal profile.

Table 23. Thermal Test Vehicle Thermal Profile for Processor (PCG 2013C)

sineo.	Power (W)	T _{CASE_MAX} (°C)
undefined	Y = 0.41 * Power +	- 44.7
d ull	0 1100	44.7
	2	45.52
	4	46.34
	UI 6	47.16
sineu	8	47.98
inde	10	48.80
ned h	12	49.62
defill	14	50.44
ed undefined undefined	16	51.26
30.	70.	continued

	Power (W)	T _{CASE_MAX} (°C)
18	ined.	52.08
20	delli	52.90
22	n.	53.72
24		54.54
26		55.36
28		56.18
30		57.00
32		57.82
34	ed.	58.64
36	AC!!!!	59.46
	100	continued

 $Desktop \ 4th \ Generation \ Intel^{\circledR} \ Core^{^{\intercal}} \ Processor \ Family, \ Desktop \ Intel^{\circledR} \ Pentium^{\circledR} \ Processor \ Family, \ and \ Desktop \ Intel^{\circledR} \ Celeron^{\circledR}$ **Processor Family** Datasheet - Volume 1 of 2 March 2015


Order No.: 328897-010



una	Power (W)	T _{CASE_MAX} (°C)
	38	60.28
ndefined unde	40	61.10
	42	61.92
	44	62.74
	46	63.56
الله الم	48	64.38
	50	65.20
"uge,	52	66.02
ed or	54	66.84
Indefined undefined un	56	67.66
nuo.	58	68.48
	60	69.30
	62	70.12
ال ,	64	70.94
fined u	65	71.35

5.1.3 Processor (PCG 2013B) Thermal Profile

Figure 17. Thermal Test Vehicle Thermal Profile for Processor (PCG 2013B)



See the following table for discrete points that constitute the thermal profile.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010

Order No.: 328897-010



ned undefined undefined unde Thermal Test Vehicle Thermal Profile for Processor (PCG 2013B) Table 24.


24. Thermal T	est Vehicle Th
Power (W)	T _{CASE_MAX} (°C)
Y = 0.51 * Pool 0	ower + 48.5 48.50
	49.52
2 4 6 8 10 12 14 16	50.54
4 Uhoo 6	51.56
8	52.58
10	53.60
12	53.60 54.62 55.64 56.66 57.68 58.70 59.72 60.74 61.76 62.78 63.80 64.82 65.84 66.86 67.88 68.90 69.92 70.94
14	55.64
16	56.66
10	57.68
20	58.70
22	59.72
20 22 24 26 28 30 32 34	60.74
26	61.76
28	62.78
32	63.80
34	65.84
36	66.86
36 38 40 42 44 45	67.88
40	68.90
42	69.92
44	70.94
45	71.45
	defille
40	
Stineca	
Inde.	
	nu .
	ndeil.
26 28 30 32 34 36 38 40 42 44 45),
define	
ktop 4th Generation Intel® (`ore [™] Processor Fan
015	Sole Trocessor rall

Refined underined underined underined underined under ned under ne Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family i - ad undefined March 2015 Datasheet - Volume 1 of 2 -4 undefir



5.1.4 Processor (PCG 2013A) Thermal Profile

Figure 18. Thermal Test Vehicle Thermal Profile for Processor (PCG 2013A)



See the following table for discrete points that constitute the thermal profile.

Table 25. Thermal Test Vehicle Thermal Profile for Processor (PCG 2013A)

	Power (W)	T _{CASE_MAX} (°C)
	Y = 0.51 * Po	wer + 48.5
undefined undefined u	0	48.50
	2	49.52
"uge,	4	50.54
	6	51.56
defill	8	52.58
	10	53.60
	12	54.62
	14	55.64
41	16	56.66
	18	57.68
ndelli	20	58.70
Fined undefined i	22	59.72
illu	24	60.74
	26	61.76
	28	62.78
	in Co	continued

Power (W)	T _{CASE_MAX} (°C)
30	63.80
32	64.82
34	65.84
35	66.35

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

72


Order No.: 328897-010



5.2 Thermal Metrology

The maximum Thermal Test Vehicle (TTV) case temperatures ($T_{CASE-MAX}$) can be derived from the data in the appropriate TTV thermal profile earlier in this chapter. The TTV T_{CASE} is measured at the geometric top center of the TTV integrated heat spreader (IHS). The following figure illustrates the location where T_{CASE} temperature measurements should be made.

Figure 19. Thermal Test Vehicle (TTV) Case Temperature (T_{CASE}) Measurement Location



Note:

THERM-X OF CALIFORNIA can machine the groove and attach a thermocouple to the IHS. The supplier is subject to change without notice. THERM-X OF CALIFORNIA, 1837 Whipple Road, Hayward, Ca 94544. Ernesto B Valencia +1-510-441-7566 Ext. 242 ernestov@therm-x.com. The vendor part number is XTMS1565.

5.3 Fan Speed Control Scheme with Digital Thermal Sensor (DTS) 1.1

To correctly use DTS 1.1, the designer must first select a worst case scenario $T_{AMBIENT}$, and ensure that the Fan Speed Control (FSC) can provide a Ψ_{CA} that is equivalent or greater than the Ψ_{CA} specification.

The DTS 1.1 implementation consists of two points: a Ψ_{CA} at $T_{CONTROL}$ and a Ψ_{CA} at DTS = -1.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

73



The Ψ_{CA} point at DTS = -1 defines the minimum Ψ_{CA} required at TDP considering the worst case system design $T_{AMBIENT}$ design point:

$$\Psi_{CA} = (T_{CASE-MAX} - T_{AMBIENT-TARGET}) / TDP$$

For example, for a 95 W TDP part, the T_{case} maximum is 72.6 °C and at a worst case design point of 40 °C local ambient this will result in:


$$\Psi_{CA} = (72.6 - 40) / 95 = 0.34 \, ^{\circ}\text{C/W}$$

Similarly for a system with a design target of 45 °C ambient, the Ψ_{CA} at DTS = -1 needed will be 0.29 °C/W.

The second point defines the thermal solution performance (Ψ_{CA}) at $T_{CONTROL}$. The following table lists the required Ψ_{CA} for the various TDP processors.

These two points define the operational limits for the processor for DTS 1.1 implementation. At $T_{CONTROL}$ the fan speed must be programmed such that the resulting Ψ_{CA} is better than or equivalent to the required Ψ_{CA} listed in the following table. Similarly, the fan speed should be set at DTS = -1 such that the thermal solution performance is better than or equivalent to the Ψ_{CA} requirements at $T_{AMBIENT-MAX}$. The fan speed controller must linearly ramp the fan speed from processor DTS = $T_{CONTROL}$ to processor DTS = -1.

Figure 20. Digital Thermal Sensor (DTS) 1.1 Definition Points



Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] Processor Family
Datasheet – Volume 1 of 2

March 2015
74

Order No.: 328897-010



Digital Thermal Sensor (DTS) 1.1 Thermal Solution Performance Above **T**CONTROL

	Processor TDP	Ψ _{CA} at DTS = T _{CONTROL} ^{1, 2} At System T _{AMBIENT-MAX} = 30 °C	Ψ _{CA} at DTS = -1 At System T _{AMBIENT-MAX} = 40 °C	Ψ _{CA} at DTS = -1 At System T _{AMBIENT-MAX} = 45 °C	Ψ _{CA} at DTS = -1 At System T _{AMBIENT-MAX} = 50 °C
	88 W	0.619	0.387	0.330	0.273
	84 W	0.627	0.390	0.330	0.270
ed uli	65 W	0.793	0.482	0.405	0.328
4efine	45 W	1.207	0.699	0.588	0.477
unde	35 W	1.406	0.753	0.610	0.467
Jefined L.	to F °C, corr	at "DTS = T _{CONTROL} " is ap Processor cooling fan inlet) a correction factor should rection factor (CF) is define mple: A chassis T _{RISF} assu	of less than 10 °C. In of be used as explained bed as CF = 1.7 / (proce	case the expected T_{RIS} elow. For each 1 $^{\circ}$ C T_{I} ssor TDP)	SE is greater than 10

2. Example: A chassis $T_{\mbox{\scriptsize RISE}}$ assumption is 12 °C for a 95 W TDP processor:

CF = 1.7 / 95 W = 0.018 / W

For T_{RISE} > 10 °C

 Ψ_{CA} at $T_{CONTROL}$ = (Value provide in Column 2) - (T_{RISE} - 10) * CF

 $\Psi_{CA} = 0.627 - (12 - 10) * 0.018 = 0.591 °C/W$

In this case, the fan speed should be set slightly higher, equivalent to $\Psi_{CA} = 0.591$ °C/W

Fan Speed Control Scheme with Digital Thermal Sensor (DTS) 2.0

To simplify processor thermal specification compliance, the processor calculates the DTS Thermal Profile from T_{CONTROL} Offset, TCC Activation Temperature, TDP, and the Thermal Margin Slope provided in the following table.

Note: TCC Activation Offset is 0 for the processors.

> Using the DTS Thermal Profile, the processor can calculate and report the Thermal Margin, where a value less than 0 indicates that the processor needs additional cooling, and a value greater than 0 indicates that the processor is sufficiently cooled. Refer to the processor Thermal Mechanical Design Guidelines (TMDG) for additional information (see Related Documents).

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



DTS = 0
THERM_MARGIN < 0
THERM_MARGIN > 0
TONTROL

TONTROL

THERM_MARGIN > 0
TONTROL

TON

Figure 21. Digital Thermal Sensor (DTS) Thermal Profile Definition

Table 27. Thermal Margin Slope

			1 *			
undefined un	PCG	Die Configuration (Native) Core + GT	TDP (W)	TCC Activation Temperature (°C) MSR 1A2h 23:16	Temperature Control Offset MSR 1A2h 15:8	Thermal Margin Slope (°C / W)
	2014	4+2 (4+2)	88	100	20	0.634
	20125	4+2 (4+2)	84	100	20	0.654
	2013D	4+0 (4+2)	82	100	20	0.671
ed u		4+2 (4+2)	65	92	6	0.722
Jundefined undefined ur	2013C	2+2 (2+2)	54	100	20	1.031
unos		2+1 (2+2)	53	100	20	1.051
	2013B	4+2 (4+2)	45	85	6	0.806
adeir		4+2 (4+2)	35	75	6	0.806
, Uli	20124	2+2 (4+2)	35	85	6	1.016
	2013A	2+2 (2+2)	35	85	6	1.021
	delli	2+1 (2+2)	35	90	6	1.141

5.5 Thermal Specifications

This section provides thermal specifications (Thermal Profile) and design guidelines for enabled thermal solutions to cool the processor.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

76

Order No.: 328897-010



Performance Targets
The following table r
'or thermal se'
faxim' The following table provides boundary conditions and performance targets as guidance for thermal solution design. Thermal solutions must be able to comply with the Maximum T_{CASE} Thermal Profile.

Table 28. **Boundary Conditions, Performance Targets, and T_{CASE} Specifications**

	Processor	PCG ²	Package TDP	Platform TDP	Heatsink ³	T _{LA} , Airflow, RPM, Ψ _{CA} ⁴	Maximum T _{CASE} Thermal Profile ⁵	T _{CASE-MAX} @ Platform TDP ⁶
29	Desktop			Silve			. ned	
indefined und	4C/GT2 95W ¹	2014	88W	88W	Active Cu Core (DHA-A)	40 °C, 3100 RPM, 0.358 °C/W	y = 0.33 * Power + 45.0	74.0 °C
Inge	4C/GT2 95W ¹	2013D	84W	84W	Active Cu Core (DHA-A)	40 °C, 3100 RPM, 0.381 °C/W	y = 0.33 * Power + 45.0	72.7 °C
	4C/GT2 65W ¹	fine	65W	65W	Active Al Core (DHA-B)	40 °C, 3100 RPM, 0.485 °C/W	y = 0.41 * Power + 44.7	71.4 °C
200	2C/GT2 65W ¹	2013C	54W	54W	Active Al Core (DHA-B)	40 °C, 3100 RPM, 0.495 °C/W	y = 0.41 * Power + 44.7	66.8 °C
undefined uni	2C/GT1 65W ¹		53W	53W	Active Al Core (DHA-B)	40 °C, 3100 RPM, 0.495 °C/W	y = 0.41 * Power + 44.7	66.4 °C
unde	4C/GT2 45W ¹	od ur	45W	45W	Active Short (DHA-D)	45 °C, 3000 RPM, 0.595 °C/W	y = 0.51 * Power + 48.5	71.5 °C
	4C/GT2 35W ¹	2013B	35W	35W	Active Short (DHA-D)	45 °C, 3000 RPM, 0.595 °C/W	y = 0.51 * Power + 48.5	66.4 °C
	2C/GT2 35W ¹		35W	35W	Active Short (DHA-D)	45 °C, 3000 RPM, 0.595 °C/W	y = 0.51 * Power + 48.5	66.4 °C
4.1	T .							

Notes: 1. TDP shown here, 95W for example, represents the maximum expected platform TDP in the next generation platform for this type of SKU. This placeholder value is provided as a guideline for hardware design for the next generation platform.

- 2. Platform Compatibility Guide (PCG) provides a design target for meeting all planned processor frequency requirements. For more information, refer to Voltage and Current Specifications on page 102.
- 4. These boundary conditions and performance targets are used to generate processor thermal specifications and to provide quidance for heatsink design. Values are for the heatsink shown in the adjacent column are calculated at sea level, and are expected to meet the Thermal Profile at TDP. T_{LA} is the local ambient temperature of the heatsink inlet air. Airflow is through the heatsink fins with zero bypass for a passive heatsink. RPM is fan revolutions per minute for an active heatsink. Ψ_{CA} is the maximum target (mean + 3 sigma) for the thermal characterization parameter. For more information on the thermal characterization parameter, refer to the processor Thermal Mechanical Design Guidelines (see Related Documents section).
- 5. Maximum T_{CASE} Thermal Profile is the specification that must be complied to. Any Attempt to operate the processor outside these operating limits may result in permanent damage to the processor and potentially other system components.
- 6. T_{CASE-MAX} at Platform TDP is calculated using the maximum T_{CASE} Thermal Profile and the platform TDP.
- 7. ATCA Reference Heatsink supports Socket B and is not tooled for Socket H.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2

Order No.: 328897-010



5.6 Processor Temperature

A software readable field in the TEMPERATURE_TARGET register contains the minimum temperature at which the TCC will be activated and PROCHOT# will be asserted. The TCC activation temperature is calibrated on a part-by-part basis and normal factory variation may result in the actual TCC activation temperature being higher than the value listed in the register. TCC activation temperatures may change based on processor stepping, frequency or manufacturing efficiencies.

5.7 Adaptive Thermal Monitor

The Adaptive Thermal Monitor feature provides an enhanced method for controlling the processor temperature when the processor silicon exceeds the Thermal Control Circuit (TCC) activation temperature. Adaptive Thermal Monitor uses TCC activation to reduce processor power using a combination of methods. The first method (Frequency control, similar to Thermal Monitor 2 (TM2) in previous generation processors) involves the processor reducing its operating frequency (using the core ratio multiplier) and internal core voltage. This combination of lower frequency and core voltage results in a reduction of the processor power consumption. The second method (clock modulation, known as Thermal Monitor 1 or TM1 in previous generation processors) reduces power consumption by modulating (starting and stopping) the internal processor core clocks. The processor intelligently selects the appropriate TCC method to use on a dynamic basis. BIOS is not required to select a specific method (as with previous-generation processors supporting TM1 or TM2). The temperature at which Adaptive Thermal Monitor activates the Thermal Control Circuit is factory calibrated and is not user configurable. Snooping and interrupt processing are performed in the normal manner while the TCC is active.

When the TCC activation temperature is reached, the processor will initiate TM2 in attempt to reduce its temperature. If TM2 is unable to reduce the processor temperature, TM1 will be also be activated. TM1 and TM2 will work together (clocks will be modulated at the lowest frequency ratio) to reduce power dissipation and temperature.

With a properly designed and characterized thermal solution, it is anticipated that the TCC will only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. An underdesigned thermal solution that is not able to prevent excessive activation of the TCC in the anticipated ambient environment may cause a noticeable performance loss, and in some cases may result in a T_{CASE} that exceeds the specified maximum temperature and may affect the long-term reliability of the processor. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously. See the appropriate processor Thermal Mechanical Design Guidelines for information on designing a compliant thermal solution.

The Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines. The following sections provide more details on the different TCC mechanisms used by the processor.



Frequency Control

When the Digital Temperature Sensor (DTS) reaches a value of 0 (DTS temperatures reported using PECI may not equal zero when PROCHOT# is activated), the TCC will be activated and the PROCHOT# signal will be asserted if configured as bi-directional. This indicates the processor temperature has met or exceeded the factory calibrated trip temperature and it will take action to reduce the temperature.

Upon activation of the TCC, the processor will stop the core clocks, reduce the core ratio multiplier by 1 ratio and restart the clocks. All processor activity stops during this frequency transition that occurs within 2 us. Once the clocks have been restarted at the new lower frequency, processor activity resumes while the core voltage is reduced by the internal voltage regulator. Running the processor at the lower frequency and voltage will reduce power consumption and should allow the processor to cool off. If after 1 ms the processor is still too hot (the temperature has not dropped below the TCC activation point, DTS still = 0 and PROCHOT is still active), then a second frequency and voltage transition will take place. This sequence of temperature checking and frequency and voltage reduction will continue until either the minimum frequency has been reached or the processor temperature has dropped below the TCC activation point.

If the processor temperature remains above the TCC activation point even after the minimum frequency has been reached, then clock modulation (described below) at that minimum frequency will be initiated.

There is no end user software or hardware mechanism to initiate this automated TCC activation behavior.

A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near the TCC activation temperature. Once the temperature has dropped below the trip temperature and the hysteresis timer has expired, the operating frequency and voltage transition back to the normal system operating point using the intermediate VID/frequency points. Transition of the VID code will occur first, to insure proper operation as the frequency is increased.

Clock Modulation

Clock modulation is a second method of thermal control available to the processor. Clock modulation is performed by rapidly turning the clocks off and on at a duty cycle that should reduce power dissipation by about 50% (typically a 30-50% duty cycle). Clocks often will not be off for more than 32 microseconds when the TCC is active. Cycle times are independent of processor frequency. The duty cycle for the TCC, when activated by the Thermal Monitor, is factory configured and cannot be modified.

It is possible for software to initiate clock modulation with configurable duty cycles.

A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature and the hysteresis timer has expired, the TCC goes inactive and clock modulation ceases.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



Immediate Transition to Combined TM1 and TM2

When the TCC is activated, the processor will sequentially step down the ratio multipliers and VIDs in an attempt to reduce the silicon temperature. If the temperature continues to increase and exceeds the TCC activation temperature by approximately 5 °C before the lowest ratio/VID combination has been reached, the processor will immediately transition to the combined TM1/TM2 condition. The processor remains in this state until the temperature has dropped below the TCC activation point. Once below the TCC activation temperature, TM1 will be discontinued and TM2 will be exited by stepping up to the appropriate ratio/VID state.

Critical Temperature Flag

If TM2 is unable to reduce the processor temperature, then TM1 will be also be activated. TM1 and TM2 will then work together to reduce power dissipation and temperature. It is expected that only a catastrophic thermal solution failure would create a situation where both TM1 and TM2 are active.

If TM1 and TM2 have both been active for greater than 20 ms and the processor temperature has not dropped below the TCC activation point, the Critical Temperature Flag in the IA32_THERM_STATUS MSR will be set. This flag is an indicator of a catastrophic thermal solution failure and that the processor cannot reduce its temperature. Unless immediate action is taken to resolve the failure, the processor will probably reach the Thermtrip temperature (see Testability Signals on page 91) within a short time. To prevent possible permanent silicon damage, Intel recommends removing power from the processor within ½ second of the Critical Temperature Flag being set.

PROCHOT# Signal

An external signal, PROCHOT# (processor hot), is asserted when the processor core temperature has exceeded its specification. If Adaptive Thermal Monitor is enabled (it must be enabled for the processor to be operating within specification), the TCC will be active when PROCHOT# is asserted.

The processor can be configured to generate an interrupt upon the assertion or deassertion of PROCHOT#.

By default, the PROCHOT# signal is set to bi-directional. However, it is recommended to configure the signal as an input only. When configured as an input or bi-directional signal, PROCHOT# can be used for thermally protecting other platform components should they overheat as well. When PROCHOT# is driven by an external device:

- The package will immediately transition to the minimum operation points (voltage and frequency) supported by the processor and graphics cores. This is contrary to the internally-generated Adaptive Thermal Monitor response.
- Clock modulation is not activated.

The TCC will remain active until the system de-asserts PROCHOT#. The processor can be configured to generate an interrupt upon assertion and de-assertion of the PROCHOT# signal. Refer to the appropriate Platform Thermal Mechanical Design Guidelines (see Related Doucments section) for details on implementing the bidirectional PROCHOT# feature.

Note: Toggling PROCHOT# more than once in 1.5 ms period will result in constant Pn state of the processor.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010



A corner case exists for PROCHOT# configured as a bi-directional signal that can cause several milliseconds of delay to a system assertion of PROCHOT# when the output function is asserted.

As an output, PROCHOT# (Processor Hot) will go active when the processor temperature monitoring sensor detects that one or more cores has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. As an input, assertion of PROCHOT# by the system will activate the TCC for all cores. TCC activation when PROCHOT# is asserted by the system will result in the processor immediately transitioning to the minimum frequency and corresponding voltage (using Frequency control). Clock modulation is not activated in this case. The TCC will remain active until the system de-asserts PROCHOT#.

Use of PROCHOT# in input or bi-directional mode can allow VR thermal designs to target maximum sustained current instead of maximum current. Systems should still provide proper cooling for the Voltage Regulator (VR), and rely on PROCHOT# only as a backup in case of system cooling failure. The system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its Thermal Design Power.

THERMTRIP# Signal

Regardless of whether or not Adaptive Thermal Monitor is enabled, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached an elevated temperature (refer to the THERMTRIP# definition in Error and Thermal Protection Signals on page 92). THERMTRIP# activation is independent of processor activity. The temperature at which THERMTRIP# asserts is not user configurable and is not software visible.

Digital Thermal Sensor

Each processor execution core has an on-die Digital Thermal Sensor (DTS) that detects the core's instantaneous temperature. The DTS is the preferred method of monitoring processor die temperature because:

- It is located near the hottest portions of the die.
- It can accurately track the die temperature and ensure that the Adaptive Thermal Monitor is not excessively activated.

Temperature values from the DTS can be retrieved through:

- A software interface using processor Model Specific Register (MSR).
- A processor hardware interface as described in Platform Environmental Control Interface (PECI) on page 37.

When temperature is retrieved by the processor MSR, it is the instantaneous temperature of the given core. When temperature is retrieved using PECI, it is the average of the highest DTS temperature in the package over a 256 ms time window. Intel recommends using the PECI reported temperature for platform thermal control that benefits from averaging, such as fan speed control. The average DTS temperature may not be a good indicator of package Adaptive Thermal Monitor activation or rapid increases in temperature that triggers the Out of Specification status bit within the PACKAGE_THERM_STATUS MSR 1B1h and IA32_THERM_STATUS MSR 19Ch.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



Code execution is halted in C1 or deeper C-states. Package temperature can still be monitored through PECI in lower C-states.

Unlike traditional thermal devices, the DTS outputs a temperature relative to the maximum supported operating temperature of the processor (Tj_{MAX}), regardless of TCC activation offset. It is the responsibility of software to convert the relative temperature to an absolute temperature. The absolute reference temperature is readable in the TEMPERATURE_TARGET MSR 1A2h. The temperature returned by the DTS is an implied negative integer indicating the relative offset from Tj_{MAX}. The DTS does not report temperatures greater than Tj_{MAX}. The DTS-relative temperature readout directly impacts the Adaptive Thermal Monitor trigger point. When a package DTS indicates that it has reached the TCC activation (a reading of 0h, except when the TCC activation offset is changed), the TCC will activate and indicate an Adaptive Thermal Monitor event. A TCC activation will lower both IA core and graphics core frequency, voltage, or both. Changes to the temperature can be detected using two programmable thresholds located in the processor thermal MSRs. These thresholds have the capability of generating interrupts using the core's local APIC. Refer to the Intel® 64 and IA-32 Architectures Software Developer's Manual for specific register and programming details.

5.9.1 Digital Thermal Sensor Accuracy (Taccuracy)

The error associated with DTS measurements will not exceed ±5 °C within the entire operating range.

5.10 Intel® Turbo Boost Technology Thermal Considerations

Intel Turbo Boost Technology allows processor cores and integrated graphics cores to run faster than the baseline frequency. During a turbo event, the processor can exceed its TDP power for brief periods. Turbo is invoked opportunistically and automatically as long as the processor is conforming to its temperature, power delivery, and current specification limits. Thus, thermal solutions and platform cooling that are designed to less than thermal design guidance may experience thermal and performance issues since more applications will tend to run at or near the maximum power limit for significant periods of time.

5.10.1 Intel® Turbo Boost Technology Power Control and Reporting

Package processor core and internal graphics core powers are self monitored and correspondingly reported out.

- With the processor turbo disabled, rolling average power over 5 seconds will not exceed the TDP rating of the part for typical applications.
- With turbo enabled (see Figure 22 on page 84)
 - For the PL1: Package rolling average of the power set in POWER_LIMIT_1 (TURBO_POWER_LIMIT MSR 0610h bits [14:0]) over time window set in POWER_LIMIT_1_TIME (TURBO_POWER_LIMIT MSR 0610h bits [23:17]) must be less than or equal to the TDP package power as read from the PACKAGE_POWER_SKU MSR 0614h for typical applications. Power control is valid only when the processor is operating in turbo. PL1 lower than the package TDP is not guaranteed.
 - For the PL2: Package power will be controlled to a value set in POWER_LIMIT_2 (TURBO_POWER_LIMIT MSR 0610h bits [46:32]). Occasional brief power excursions may occur for periods of less than 10 ms over PL2.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family
Datasheet – Volume 1 of 2

March 2015
82

Order No.: 328897-010



The processor monitors its own power consumption to control turbo behavior, assuming the following:

- The power monitor is not 100% tested across all processors.
- The Power Limit 2 (PL2) control is only valid for power levels set at or above TDP and under workloads with similar activity ratios as the product TDP workload. This also assumes the processor is working within other product specifications.
- Setting power limits (PL1 or PL2) below TDP are not ensured to be followed, and are not characterized for accuracy.
- Under unknown work loads and unforeseen applications the average processor power may exceed Power Limit 1 (PL1).
- Uncharacterized workloads may exist that could result in higher turbo frequencies and power. If that were to happen, the processor Thermal Control Circuitry (TCC) would protect the processor. The TCC protection must be enabled by the platform for the product to be within specification.

An illustration of Intel Turbo Boost Technology power control is shown in the following sections and figures. Multiple controls operate simultaneously allowing for customization for multiple system thermal and power limitations. These controls provide turbo optimizations within system constraints.

5.10.2 Package Power Control

The package power control allows for customization to implement optimal turbo within platform power delivery and package thermal solution limitations.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010


83



Intel® Turbo Boost Technology 2.0 Package Power Control Settings

fined u.	MSR: Address:	MSR_TUR	BO_POWER_LIM	IT Under.	nde
uger	Control	Bit	Default	Description	red III.
indefined un	POWER_LIMIT_1 (PL1)	14:0	SKU TDP	 This value sets the average power limit over a long time period. This is normally aligned to the TDP of the part and steady-state cooling capability of the thermal solution. The default value is the TDP for the SKU. PL1 limit may be set lower than TDP in real time for specific needs, such as responding to a thermal event. If it is set lower than TDP, the processor may require to use frequencies below the guaranteed P1 frequency to control the low-power limits. The PL1 Clamp bit [16] should be set to enable the processor to use frequencies below P1 to control the set-power limit. PL1 limit may be set higher than TDP. If set higher than TDP, the processor could stay at that power level continuously and cooling solution improvements may be required. 	indefil.
	POWER_LIMIT_1_TIME (Turbo Time Parameter)	23:17	1 sec	This value is a time parameter that adjusts the algorithm behavior to maintain time averaged power at or below PL1. The hardware default value is 1 second; however, 28 seconds is recommended for most mobile applications.	undefill
undefined ur	POWER_LIMIT_2 (PL2)	46:32	1.25 x TDP	PL2 establishes the upper power limit of turbo operation above TDP, primarily for platform power supply considerations. Power may exceed this limit for up to 10 ms. The default for this limit is 1.25 x TDP; however, the BIOS may reprogram the default value to maximize the performance within platform power supply considerations. Setting this limit to TDP will limit the processor to only operate up to the TDP. It does not disable turbo because turbo is opportunistic and power/temperature dependent. Many workloads will allow some turbo frequencies for powers at or below TDP.	eined un

Figure 22. **Package Power Control**



5.10.3 Turbo Time Parameter

Turbo Time Parameter is a mathematical parameter (units in seconds) that controls the Intel Turbo Boost Technology algorithm using an average of energy usage. During a maximum power turbo event of about 1.25 x TDP, the processor could sustain Power_Limit_2 for up to approximately 1.5 the Turbo Time Parameter. See the appropriate processor Thermal Mechanical Design Guidelines for more information (see Related Documents section). If the power value and/or Turbo Time Parameter is

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** Datasheet - Volume 1 of 2 March 2015 Order No.: 328897-010



changed during runtime, it may take a period of time (possibly up to approximately 3 to 5 times the Turbo Time Parameter, depending on the magnitude of the change and other factors) for the algorithm to settle at the new control limits.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015

Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2
Order No.: 328897-010



Signal Description 6.0

This chapter describes the processor signals. The signals are arranged in functional groups according to the associated interface or category. The following notations are used to describe the signal type.

Notation	fine	Signal Type
I	Input pin	defin.
0	Output pin	4 un
I/O	Bi-directional Input/Output pin	*inec

The signal description also includes the type of buffer used for the particular signal (see the following table).

Signal Description Buffer Types

Signal	Description	i liug
PCI Express*	PCI Express* interface signals. These signals are compatible with Signaling Environment AC Specifications and are AC coupled. The tolerant. See the <i>PCI Express Base Specification 3.0</i> .	
DMI	Direct Media Interface signals. These signals are compatible with Signaling Environment AC Specifications, but are DC coupled. The tolerant.	
CMOS	CMOS buffers. 1.05V- tolerant	aden
DDR3/DDR3L	DDR3/DDR3L buffers: 1.5 V- tolerant	O III.
А	Analog reference or output. May be used as a threshold voltage o compensation	r for buffer
GTL	Gunning Transceiver Logic signaling technology	od uli
Ref	Voltage reference signal	Sing
Asynchronous ¹	Signal has no timing relationship with any reference clock.	
1. Qualifier for a	buffer type.	2
i efill	emory Interface Signals nnel A Signals	fined undefined
Signal Name	Description	Direction / Buffer

System Memory Interface Signals 6.1

Table 31. **Memory Channel A Signals**

Signal Name	Description	Direction / Buffer Type
SA_BS[2:0]	Bank Select: These signals define which banks are selected within each SDRAM rank.	O DDR3/DDR3L
SA_WE#	Write Enable Control Signal: This signal is used with SA_RAS# and SA_CAS# (along with SA_CS#) to define the SDRAM Commands.	O DDR3/DDR3L
	900.	continued

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** Datasheet - Volume 1 of 2 March 2015 Order No.: 328897-010



ger	ndefine	lefined.	
Signal Descri	iption—Processor	ed undefined undefined	intel
d under.	Signal Name	Description	Direction / Buffer Type
ndefines	SA_RAS#	RAS Control Signal: This signal is used with SA_CAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands.	O DDR3/DDR3L
3.	SA_CAS#	CAS Control Signal: This signal is used with SA_RAS# and SA_WE# (along with SA_CS#) to define the SRAM Commands.	O DDR3/DDR3L
indefined undefined uni	SA_DQS[8:0] SA_DQSN[8:0]	Data Strobes: SA_DQS[8:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SA_DQS[8:0] and SA_DQS#[8:0] during read and write transactions.	I/O DDR3/DDR3L
indefill	SA_DQ[63:0]	Data Bus: Channel A data signal interface to the SDRAM data bus.	I/O DDR3/DDR3L
isfined to	SA_MA[15:0]	Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM.	O DDR3/DDR3L
	SA_CK[3:0]	SDRAM Differential Clock: These signals are Channel A SDRAM Differential clock signal pairs. The crossing of the positive edge of SA_CK and the negative edge of its complement SA_CK# are used to sample the command and control signals on the SDRAM.	O DDR3/DDR3L
undefined undefined un	SA_CKE[3:0]	Clock Enable: (1 per rank). These signals are used to: Initialize the SDRAMs during power-up Power-down SDRAM ranks Place all SDRAM ranks into and out of self-refresh during STR	O DDR3/DDR3L
Sined une	SA_CS#[3:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	O DDR3/DDR3L
unde.	SA_ODT[3:0]	On Die Termination: Active Termination Control.	O DDR3/DDR3L
	ed ull	Inde	DDK3/DDK3L

Table 32. **Memory Channel B Signals**

od unc	Signal Name	Description	Direction / Buffer Type
undefined undefined und	SB_BS[2:0]	Bank Select: These signals define which banks are selected within each SDRAM rank.	O DDR3/DDR3L
	SB_WE#	Write Enable Control Signal: This signal is used with SB_RAS# and SB_CAS# (along with SB_CS#) to define the SDRAM Commands.	O DDR3/DDR3L
und	SB_RAS#	RAS Control Signal: This signal is used with SB_CAS# and SB_WE# (along with SB_CS#) to define the SRAM Commands.	O DDR3/DDR3L
	SB_CAS#	CAS Control Signal: This signal is used with SB_RAS# and SB_WE# (along with SB_CS#) to define the SRAM Commands.	O DDR3/DDR3L
undefined undefined un	SB_DQS[8:0] SB_DQSN[8:0]	Data Strobes: SB_DQS[8:0] and its complement signal group make up a differential strobe pair. The data is captured at the crossing point of SB_DQS[8:0] and its SB_DQS#[8:0] during read and write transactions.	I/O DDR3/DDR3L
	SB_DQ[63:0]	Data Bus: Channel B data signal interface to the SDRAM data bus.	I/O DDR3/DDR3L
unden	SB_MA[15:0]	Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM.	O DDR3/DDR3L
	101	70	continued

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® . a undefine **Processor Family** March 2015 Datasheet - Volume 1 of 2

Order No.: 328897-010



intel	hed under	Processo	or—Signal Description
ed undefine	Signal Name	Description	Direction / Buffer Type
idefines	SB_CK[3:0]	SDRAM Differential Clock: Channel B SDRAM Differential clock signal pair. The crossing of the positive edge of SB_CK and the negative edge of its complement SB_CK# are used to sample the command and control signals on the SDRAM.	O DDR3/DDR3L
ined und	SB_CKE[3:0]	Clock Enable: (1 per rank). These signals are used to: Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR.	O DDR3/DDR3L
ed undefil.	SB_CS#[3:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	O DDR3/DDR3L
adefines	SB_ODT[3:0]	On Die Termination: Active Termination Control.	O DDR3/DDR3L

6.2 **Memory Reference Compensation Signals**

Memory Reference and Compensation Signals

Signal Name	Description	Direction / Buffer Type
SM_RCOMP[2:0]	System Memory Impedance Compensation:	I A
SM_VREF	DDR3/DDR3L Reference Voltage: This signal is used as a reference voltage to the DDR3/DDR3L controller and is defined as $V_{\rm DDQ}/2$	O DDR3/DDR3L
SA_DIMM_VREFDQ SB_DIMM_VREFDQ	Memory Channel A/B DIMM DQ Voltage Reference: The output pins are connected to the DIMMs, and holds $V_{DDQ}/2$ as reference voltage.	O DDR3/DDR3L



Table 34.

/*.	adefine	Stined	
Signa	al Description—Processor	Jefined unde	intel
indefine 6.3	Reset and Mi	scellaneous Signals	Refin.
Tabl	le 34. Reset and Miscell	laneous Signals	Diverties
	Signal Name	Description	Direction / Buffer Type
ring	CFG[19:0]	 Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. CFG[1:0]: Reserved configuration lane. A test point may be placed on the board for these lanes. CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. 1 = Normal operation 	ndefined
	d under	 O = Lane numbers reversed. CFG[3]: MSR Privacy Bit Feature 1 = Debug capability is determined by IA32_Debug_Interface_MSR (C80h) bit[0] setting 0 = IA32_Debug_Interface_MSR (C80h) bit[0] default setting overridden CFG[4]: Reserved configuration lane. A test point may be placed on the board for this lane. CFG[6:5]: PCI Express* Bifurcation: 1 00 = 1 x8, 2 x4 PCI Express* 	I/O GTL
	CFG_RCOMP	- 01 = reserved - 10 = 2 x8 PCI Express* - 11 = 1 x16 PCI Express* • CFG[19:7]: Reserved configuration lanes. A test point may be placed on the board for these lands.	undefines
	CFG_RCOMP	Configuration resistance compensation. Use a 49.9 Ω ±1% resistor to ground.	_
	FC_x	FC (Future Compatibility) signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands.	ı
	PM_SYNC	Power Management Sync : A sideband signal to communicate power management status from the platform to the processor.	I CMOS
	PWR_DEBUG#	Signal is for debug.	I Asynchronous CMOS
	IST_TRIGGER	Signal is for IFDIM testing only.	I CMOS
	PM_SYNC PWR_DEBUG# IST_TRIGGER IVR_ERROR	Signal is for debug. If both THERMTRIP# and this signal are simultaneously asserted, the processor has encountered an unrecoverable power delivery fault and has engaged automatic shutdown as a result.	O CMOS
	RESET#	Platform Reset pin driven by the PCH.	I CMOS
	RSVD RSVD_TP RSVD_NCTF SM_DRAMRST# TESTLO_X Note: 1. PCIe bifurcati	RESERVED: All signals that are RSVD and RSVD_NCTF must be left unconnected on the board. Intel recommends that all RSVD_TP signals have via test points.	No Connect Test Point Non-Critical to Function
	SM_DRAMRST#	DRAM Reset: Reset signal from processor to DRAM devices. One signal common to all channels.	O CMOS
	TESTLO_X	TESTLO should be individually connected to V _{SS} through a resistor.	_
	Note: 1. PCIe bifurcati	on support varies with the processor and PCH SKUs used.	<u> </u>
	file	eq.	

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® i - A undefine Processor Family Datasheet – Volume 1 of 2 March 2015 Order No.: 328897-010



PCI Express* Interface Signals

Table 35. **PCI Express* Graphics Interface Signals**

Signal Name	Description	Direction / Buffer Type		
PEG_RCOMP	PCI Express Resistance Compensation	I A		
PEG_RXP[15:0] PEG_RXN[15:0]	PCI Express Receive Differential Pair	I PCI Express		
PEG_TXP[15:0] PEG_TXN[15:0]	PCI Express Transmit Differential Pair	O PCI Express		

undefined undefined und **Display Interface Signals**

Display Interface Signals

	Signal Name	Description	Direction / Buffer Type
, un	FDI_TXP[1:0] FDI_TXN[1:0]	Intel Flexible Display Interface Transmit Differential Pair	O FDI
defineo	DDIB_TXP[3:0] DDIB_TXN[3:0]	Digital Display Interface Transmit Differential Pair	O FDI
indefined undefined un	DDIC_TXP[3:0] DDIC_TXN[3:0]	Digital Display Interface Transmit Differential Pair	O FDI
undefii.	DDID_TXP[3:0] DDID_TXN[3:0]	Digital Display Interface Transmit Differential Pair	O FDI
	FDI_CSYNC	Intel Flexible Display Interface Sync	I CMOS
edu	DISP_INT	Intel Flexible Display Interface Hot-Plug Interrupt	I Asynchronous CMOS

Jundefined u6.6 **Direct Media Interface (DMI)**

Table 37. Direct Media Interface (DMI) - Processor to PCH Serial Interface

A Those	Signal Name	Description	Direction / Buffer Type
	DMI_RXP[3:0] DMI_RXN[3:0]	DMI Input from PCH: Direct Media Interface receive differential pair.	I DMI
, co	DMI_TXP[3:0] DMI_TXN[3:0]	DMI Output to PCH: Direct Media Interface transmit differential pair.	O DMI
indefine		defined	fined un
is fined to		ned unit	
ed unde	, undefi	adefinee	
	ined o	d une	

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** Datasheet - Volume 1 of 2 March 2015 Order No.: 328897-010



Phase Locked Loop (PLL) Signals

Phase Locked Loop (PLL) Signals Table 38.

Signal Name	Description	Direction / Buffer Type
BCLKP BCLKN	Differential bus clock input to the processor	I Diff Clk
DPLL_REF_CLKP DPLL_REF_CLKN	Embedded Display Port PLL Differential Clock In: 135 MHz	I Diff Clk
SSC_DPLL_REF_CLKP SSC_ DPLL_REF_CLKN	Spread Spectrum Embedded DisplayPort PLL Differential Clock In: 135 MHz	I Diff Clk

Indefined undefined undef **Testability Signals**

Testability Signals

	Signal Name	Description	Direction / Buffer Type
Jefined und	BPM#[7:0]	Breakpoint and Performance Monitor Signals: Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O GTL
undefined undefined uni	DBR#	Debug Reset: This signal is used only in systems where no debug port is implemented on the system board. DBR# is used by a debug port interposer so that an intarget probe can drive system reset.	0
	PRDY#	Processor Ready: This signal is a processor output used by debug tools to determine processor debug readiness.	O GTL
.5	PREQ#	Processor Request: This signal is used by debug tools to request debug operation of the processor.	I GTL
Jundefined undefined un	тск	Test Clock: This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). This signal must be driven low or allowed to float during power on Reset.	I GTL
defined U	TDI	Test Data In: This signal transfers serial test data into the processor. This signal provides the serial input needed for JTAG specification support.	I GTL
June	TDO UNDE	Test Data Out: This signal transfers serial test data out of the processor. This signal provides the serial output needed for JTAG specification support.	O Open Drain
	TMS	Test Mode Select: This is a JTAG specification supported signal used by debug tools.	I GTL
d undefined undefined u	TRST#	Test Reset: This signal resets the Test Access Port (TAP) logic. This signal must be driven low during power on Reset.	GTL I
ofined une	fined undefine	ed under under ined under	Still.
d unde	d undefil.	indefined	
		ed u.	

 $Desktop \ 4th \ Generation \ Intel^{\circledR} \ Core^{^{\intercal}} \ Processor \ Family, \ Desktop \ Intel^{\circledR} \ Pentium^{\circledR} \ Processor \ Family, \ and \ Desktop \ Intel^{\circledR} \ Celeron^{\circledR}$ i - A undefine **Processor Family** March 2015 Order No.: 328897-010



6.9 Error and Thermal Protection Signals

Table 40. Error and Thermal Protection Signals

1011	11.00		
	Signal Name	Description	Direction / Buffer Type
lefined und	CATERR#	Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRs, CATERR# is asserted for 16 BCLKs. Legacy IERRs, CATERR# remains asserted until warm or cold reset.	O GTL
ined unde	PECI	Platform Environment Control Interface: A serial sideband interface to the processor, it is used primarily for thermal, power, and error management.	I/O Asynchronous
unden.	PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	GTL Input Open-Drain Output
ed undefined un	THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin.	O Asynchronous OD Asynchronous CMOS

6.10 Power Sequencing Signals

Table 41. Power Sequencing Signals

	Signal Name	Description	Direction / Buffer Type
18 fined C	SM_DRAMPWROK	SM_DRAMPWROK Processor Input: This signal connects to the PCH DRAMPWROK.	I Asynchronous CMOS
d mudefined mude	PWRGOOD	The processor requires this input signal to be a clean indication that the V_{CC} and V_{DDQ} power supplies are stable and within specifications. This requirement applies regardless of the S-state of the processor. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until the supplies come within specification. The signal must then transition monotonically to a high state.	I Asynchronous CMOS
adefinedu	SKTOCC#	SKTOCC# (Socket Occupied) / PROC_DETECT#: Processor Detect: This signal is pulled down directly (0 Ohms) on the processor package to ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present.	ined undefine
ed undefined un	ined undefine	d undefined un	der

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family
Datasheet – Volume 1 of 2

March 2015
92

Order No.: 328897-010



Processor Power Signals

Processor Power Signals Table 42.

Signal Name	Description	Direction / Buffer Type
VCC	Processor core power rail.	Ref
VCCIO_OUT	Processor power reference for I/O.	Ref
VDDQ	Processor I/O supply voltage for DDR3.	Ref
VCOMP_OUT	Processor power reference for PEG/Display RCOMP.	Ref
VIDSOUT VIDSCLK VIDALERT#	VIDALERT#, VIDSCLK, and VIDSCLK comprise a three signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers.	Input GTL/ Output Open Drain Output Open Drain Input CMOS

Indefined undefined undef **Sense Signals** 6.12

Sense Signals Table 43.

Signal Name	Description	Direction / Buffer Type
VCC_SENSE VSS_SENSE	VCC_SENSE and VSS_SENSE provide an isolated, low-impedance connection to the processor input V_{CC} voltage and ground. The signals can be used to sense or measure voltage near the silicon.	O A

Ground and Non-Critical to Function (NCTF) Signals

Ground and Non-Critical to Function (NCTF) Signals Table 44.

Signal Name	Description	Direction / Buffer Type	
VSS	Processor ground node		
VSS_NCTF	Non-Critical to Function: These pins are for package mechanical reliability.	_	

Processor Internal Pull-Up / Pull-Down Terminations

Table 45. **Processor Internal Pull-Up / Pull-Down Terminations**

Signal Name	Pull Up / Pull Down	Rail	Value
BPM[7:0]	Pull Up	VCCIO_TERM	40-60 Ω
PREQ#	Pull Up	VCCIO_TERM	40-60 Ω
TDI	Pull Up	VCCIO_TERM	30-70 Ω
TMS	Pull Up	VCCIO_TERM	30-70 Ω
CFG[17:0]	Pull Up	VCCIO_OUT	5–8 kΩ
CATERR#	Pull Up	VCCIO_TERM	30-70 Ω

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



7.0 Electrical Specifications

This chapter provides the processor electrical specifications including integrated voltage regulator (VR), V_{CC} Voltage Identification (VID), reserved and unused signals, signal groups, Test Access Points (TAP), and DC specifications.

7.1 Integrated Voltage Regulator

A new feature to the processor is the integration of platform voltage regulators into the processor. Due to this integration, the processor has one main voltage rail (V_{CC}) and a voltage rail for the memory interface (V_{DDQ}), compared to six voltage rails on previous processors. The V_{CC} voltage rail will supply the integrated voltage regulators which in turn will regulate to the appropriate voltages for the cores, cache, system agent, and graphics. This integration allows the processor to better control on-die voltages to optimize between performance and power savings. The processor V_{CC} rail will remain a VID-based voltage with a loadline similar to the core voltage rail (also called V_{CC}) in previous processors.

7.2 Power and Ground Lands

The processor has VCC, VDDQ, and VSS (ground) lands for on-chip power distribution. All power lands must be connected to their respective processor power planes; all VSS lands must be connected to the system ground plane. Use of multiple power and ground planes is recommended to reduce I*R drop. The VCC lands must be supplied with the voltage determined by the processor **S**erial **V**oltage **ID**entification (SVID) interface. Table 46 on page 95 specifies the voltage level for the various VIDs.

7.3 V_{CC} Voltage Identification (VID)

The processor uses three signals for the serial voltage identification interface to support automatic selection of voltages. The following table specifies the voltage level corresponding to the 8-bit VID value transmitted over serial VID. A '1' in this table refers to a high voltage level and a '0' refers to a low voltage level. If the voltage regulation circuit cannot supply the voltage that is requested, the voltage regulator must disable itself. VID signals are CMOS push/pull drivers. See the *Voltage and Current Specifications* section for the DC specifications for these signals. The VID codes will change due to temperature and/or current load changes to minimize the power of the part. A voltage range is provided in the *Voltage and Current Specifications* section. The specifications are set so that one voltage regulator can operate with all supported frequencies.

Individual processor VID values may be set during manufacturing so that two devices at the same core frequency may have different default VID settings. This is shown in the VID range values in the *Voltage and Current Specifications* section. The processor provides the ability to operate while transitioning to an adjacent VID and its associated voltage. This will represent a DC shift in the loadline.

Desktop 4th Generation Intel[®] Core[™] Processor Family, Desktop Intel[®] Pentium[®] Processor Family, and Desktop Intel[®] Celeron[®] Processor Family
Datasheet – Volume 1 of 2

March 2015
94

Order No.: 328897-010



Table 46. Voltage Regulator (VR) 12.5 Voltage Identification

red to	В	В	В	В	В	В	В	В	Hex	V _{cc}
indefined to	i t 7	i t 6	i t 5	i t 4	i t 3	i t 2	t 1	i t O	efinec	
	0	0	0	0	0	0	0	0	00h	0.0000
	0	0	0	0	0	0	0	1	01h	0.5000
	0	0	0	0	0	0	1	0	02h	0.5100
	0	0	0	0	0	0	1	1	03h	0.5200
	0	0	0	0	0	1	0	0	04h	0.5300
ndefined und	0	0	0	0	0	1	0	1	05h	0.5400
	0	0	0	0	0	1	1	0	06h	0.5500
uger.	0	0	0	0	0	1	1	1	07h	0.5600
	0	0	0	0	1	0	0	0	08h	0.5700
	0	0	0	0	1	0	0	1	09h	0.5800
	0	0	0	0	1	0	1	0	0Ah	0.5900
	0	0	0	0	1	0	1	1	0Bh	0.6000
	0	0	0	0	1	1	0	0	0Ch	0.6100
undefined und	0	0	0	0	1	1	0	1	0Dh	0.6200
	0	0	0	0	1	1	1	0	0Eh	0.6300
adein.	0	0	0	0	1	1	1	1	0Fh	0.6400
71.	0	0	0	1	0	0	0	0	10h	0.6500
	0	0	0	1	0	0	0	1	11h	0.6600
	0	0	0	1	0	0	1	0	12h	0.6700
	0	0	0	1	0	0	1	1	13h	0.6800
	0	0	0	1	0	1	0	0	14h	0.6900
27.	0	0	0	1	0	1	0	1	15h	0.7000
red o	0	0	0	1	0	1	1	0	16h	0.7100
defill	0	0	0	1	0	1	1	1	17h	0.7200
undefined un	0	0	0	1	1	0	0	0	18h	0.7300
	0	0	0	1	1	0	0	1	19h	0.7400
	0	0	0	1	1	0	1	0	1Ah	0.7500
	0	0	0	1	1	0	1	1	1Bh	0.7600
	0	0	0	1	1	1	0	0	1Ch	0.7700
	0	0	0	1	1	1	0	1	1Dh	0.7800
ed u	0	0	0	1	1	1	1	0	1Eh	0.7900
Jundefined u	0	0	0	1	1	1	1	1	1Fh	0.8000
una	0	0	1	0	0	0	0	0	20h	0.8100
								69	Oli,	continued

B		B	B	B	B	В	B i	Hex	V _{CC}	defined unde
† 7		t 5	t 4	t 3	t 2	t 1	t 0			ed uli
0	0	1	0	0	0	0	1	21h	0.8200	define
0	0	1	0	0	0	1	0	22h	0.8300	10.
0	0	1	0	0	0	1	1	23h	0.8400	
0	0	1	0	0	1	0	0	24h	0.8500	
0	0	1	0	0	1	0	1	25h	0.8600	
0	0	1	0	0	1	1	0	26h	0.8700	
0	0	1	0	0	1	1	1	27h	0.8800	6
0	0	1	0	1	0	0	0	28h	0.8900	ndefined und
0	0	1	0	1	0	0	1	29h	0.9000	18fine
0	0	1	0	1	0	1	0	2Ah	0.9100	Wor
0	0	1	0	1	0	1	1	2Bh	0.9200	
0	0	1	0	1	1	0	0	2Ch	0.9300	
0	0	1	0	1	1	0	1	2Dh	0.9400	
0	0	1	0	1	1	1	0	2Eh	0.9500	
0	0	1	0	1	1	1	1	2Fh	0.9600	
0	0	1	1	0	0	0	0	30h	0.9700	d un
0	0	1	1	0	0	0	1	31h	0.9800	Sines
0	0	1	1	0	0	1	0	32h	0.9900	undefined un
0	0	1	1	0	0	1	1	33h	1.0000	0
0	0	1	1	0	1	0	0	34h	1.0100	
0	0	1	1	0	1	0	1	35h	1.0200	
0	0	1	1	0	1	1	0	36h	1.0300	
0	0	1	1	0	1	1	1	37h	1.0400	
0	0	1	1	1	0	0	0	38h	1.0500	ndefined u
0	0	1	1	1	0	0	1	39h	1.0600	sined.
0	0	1	1	1	0	1	0	3Ah	1.0700	"Wge,
0	0	(1º	1	1	0	1	1	3Bh	1.0800	01,
0	0	1	1	1	1	0	0	3Ch	1.0900	
0	0	1	1	1	1	0	1	3Dh	1.1000	
0	0	1	1	1	1	1	0	3Eh	1.1100	
0	0	1	1	1	1	1	1	3Fh	1.1200	
0	1	0	0	0	0	0	0	40h	1.1300	
0	1	0	0	0	0	0	1	41h	1.1400	indefined !
				7/	67				continued	deili

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family
March 2015
Order No.: 328897-010

Datasheet - Volume 1 of 2
95



2										ci no
4 Uno	B	B	B	B	B	B	B	B	Hex	Und Vcc
efined und	t 7	t 6	t 5	t 4	t 3	t 2	t 1	t 0	· ne	90.
	0	1	0	0	0	0	1	0	42h	1.1500
	0	1	0	0	0	0	1	1	43h	1.1600
	0	1	0	0	0	1	0	0	44h	1.1700
	0	1	0	0	0	1	0	1	45h	1.1800
	0	1	0	0	0	1	1	0	46h	1.1900
	0	1	0	0	0	1	1	1	47h	1.2000
4 nu	0	1	0	0	1	0	0	0	48h	1.2100
Jefined un	0	1	0	0	1	0	0	1	49h	1.2200
	0	1	0	0	1	0	1	0	4Ah	1.2300
	0	1	0	0	1	0	1	1	4Bh	1.2400
	0	1	0	0	1	1	0	0	4Ch	1.2500
	0	1	0	0	1	1	0	1	4Dh	1.2600
	0	1	0	0	1	1	1	0	4Eh	1.2700
	0	1	0	0	1	1	1	1	4Fh	1.2800
اں ی	0	1	0	1	0	0	0	0	50h	1.2900
	0	1	0	1	0	0	0	1	51h	1.3000
defined un	0	1	0	1	0	0	1	0	52h	1.3100
	0	1	0	1	0	0	1	1	53h	1.3200
	0	1	0	1	0	1	0	0	54h	1.3300
	0	1	0	1	0	1	0	1	55h	1.3400
	0	1	0	1.	0	1	1	0	56h	1.3500
	0	1	0	1	0	1	1	1	57h	1.3600
	0	1	0	1	1	0	0	0	58h	1.3700
ndefined L	0	1	0	1	1	0	0	1	59h	1.3800
defil.	0	1	0	1	1	0	1	0	5Ah	1.3900
	0	1	0	1	1	0	1	1	5Bh	1.4000
	0	1	0	1	1	1	0	0	5Ch	1.4100
	0	1	0	1	1	1	0	1	5Dh	1.4200
	0	1	0	1	1	1	1	0	5Eh	1.4300
	0	1	0	1	1	1	1	1	5Fh	1.4400
	0	1	1	0	0	0	0	0	60h	1.4500
undefined	0	1	1	0	0	0	0	1	61h	1.4600
refile	0	1	1	0	0	0	1	0	62h	1.4700
nuc.	0	1	1	0	0	0	1	1	63h	1.4800
		•	•	•			•	•	400	continued

	Processor—Electrical Specifications Vcc. B B B B B B B Hex Vcc.													
					717									
								Pro	ces	ssor—Elect	rical Specifications			
	Ó	6//									define			
ed u											I Unde			
V _{CC}		B i t 7	B i t 6	B i t 5	B i t	B i t	B i t	B i t	B i t 0	Hex	V _{cc}			
)		0	1	1	0	0	1	0	0	64h	1.4900			
)		0	1	1	0	0	1	0	1	65h	1.5000			
)		0	1	1	0	0	1	1	0	66h	1.5100			
0		0	1	1	0	0	1	1	1	67h	1.5200			
0	70	0	1	1	0	1	0	0	0	68h	1.5300			
o sine		0	1	1	0	1	0	0	1	69h	1.5400			
000		0	1	1	0	1	0	1	0	6Ah	1.5500			
)		0	1	1	0	1	0	1	1	6Bh	1.5600			
)		0	1	1	0	1	1	0	0	6Ch	1.5700			
)		0	1	1	0	1	1	0	1	6Dh	1.5800			
)		0	1	1	0	1	1	1	0	6Eh	1.5900			
)		0	1	1	0	1	1	1	1	6Fh	1.6000			
0	U	0	1	1	1	0	0	0	0	70h	1.6100			
cineo		0	1	1	1	0	0	0	1	71h	1.6200			
de		0	1	1	1	0	0	1	0	72h	1.6300			
0		0	1	1	1	0	0	1	1	73h	1.6400			
0		0	1	1	1	0	1	0	0	74h	1.6500			
0		0	1	1	1	0	1	0	1	75h	1.6600			
)		0	1	1	1	0	1	1	0	76h	1.6700			
)		0	1	1	1	0	1	1	1	77h	1.6800			
0		0	1	1	1	1	0	0	0	78h	1.6900			
0	<i>></i>	0	1	1	1	1	0	0	1	79h	1.7000			
o deill		0	1	1	1	1	0	1	0	7Ah	1.7100			
0		0	1	1	1	1	0	1	1	7Bh	1.7200			
0		0	1	1	1	1	1	0	0	7Ch	1.7300			
0		0	1	1	1	1	1	0	1	7Dh	1.7400			
0		0	1	1	1	1	1	1	0	7Eh	1.7500			
0		0	1	1	1	1	1	1	1	7Fh	1.7600			
0		1	0	0	0	0	0	0	0	80h	1.7700			
)	6	1	0	0	0	0	0	0	1	81h	1.7800			
) defill		1	0	0	0	0	0	1	0	82h	1.7900			
JUNG		1	0	0	0	0	0	1	1	83h	1.8000			
)		1	0	0	0	0	1	0	0	84h	1.8100			
0		1	0	0	0	0	1	0	1	85h	1.8200			
ontinued							300	1			continued			



	Ele	ctri	cal :	Spe	cific	atio	ons-	-Pi	rocessor	
		69	UI							ined uni
Jefined unde				_	_	_	_	_		istine
ed ull	i	B	B	B	B	B	B	B	Hex	Inde Vcc
	t 7	t 6	t 5	t 4	t 3	t 2	1	t O	reg	0.
	1	0	0	0	0	1	1	0	86h	1.8300
	1	0	0	0	0	1	1	1	87h	1.8400
	1	0	0	0	1	0	0	0	88h	1.8500
	1	0	0	0	1	0	0	1	89h	1.8600
	1	0	0	0	1	0	1	0	8Ah	1.8700
Jefined und	1	0	0	0	1	0	1	1	8Bh	1.8800
4 nu	1	0	0	0	1	1	0	0	8Ch	1.8900
	1	0	0	0	1	1	0	1	8Dh	1.9000
	1	0	0	0	1	1	1	0	8Eh	1.9100
	1	0	0	0	1	1	1	1	8Fh	1.9200
	1	0	0	1	0 🛚	0	0	0	90h	1.9300
	1	0	0	1	0	0	0	1	91h	1.9400
	1	0	0	1	0	0	1	0	92h	1.9500
	1	0	0	1	0	0	1	1	93h	1.9600
, un	1	0	0	1	0	1	0	0	94h	1.9700
idefined un	1	0	0	1	0	1	0	1	95h	1.9800
ger.	1	0	0	1	0	1	1	0	96h	1.9900
*	1	0	0	1	0	1	1	1	97h	2.0000
	1	0	0	1	1	0	0	0	98h	2.0100
	1	0	0	1	1	0	0	1	99h	2.0200
	1	0	0	1	1	0	1	0	9Ah	2.0300
	1	0	0	1	1	0	1	1	9Bh	2.0400
	1	0	0	1	1	1	0	0	9Ch	2.0500
ined in	1	0	0	1	1	1	0	1	9Dh	2.0600
defill	1	0	0	1	1	1	1	0	9Eh	2.0700
indefined ut	1	0	0	1	1	1	1	1	9Fh	2.0800
	1	0	1	0	0	0	0	0	A0h	2.0900
	1	0	1	0	0	0	0	1	A1h	2.1000
	1	0	1	0	0	0	1	0	A2h	2.1100
	1	0	1	0	0	0	1	1	A3h	2.1200
	1	0	1	0	0	1	0	0	A4h	2.1300
undefined v	1	0	1	0	0	1	0	1	A5h	2.1400
define	1	0	1	0	0	1	1	0	A6h	2.1500
nuo	1	0	1	0	0	1	1	1	A7h	2.1600
							_	٨	U,	continued

tined uni						113	16C).			(intel)	sed ulli
			۸	U	196	シ						defills
	. 0	(in									/intel/	
4 UN											a contraction	
410eo	1	_	_	ı	1				_	60		I
V _{cc}		i	i	i	i	i	i	i	Bit	Hex	V _{cc}	idefined und
0		7	0	5	0	3	0	0	0	A8h	2.1700	od un
0		1	0	1	0	1	0	0	1	A9h	2.1700	efine
0	1	1	0	1	0	1	0	1	0	AAh	2.1900	Ige
0	1	1	0	1	0	1	0	1	1	ABh	2.2000	
0 11	0	1	0	1	0	1	1	0	0	ACh	2.2100	
0 :: 100	1	1	0	1	0	1	1	0	1	ADh	2.2200	
0	1	1	0	1	0	1	1	1	0	AEh	2 2300	
0		1	0	1	0	1	1	1	1	AFh	2.2400	ndefined uni
0		1	0	1	1	0	0	0	0	B0h	2.2500	ed nu.
0	-	1	0	1	1	0	0	0	1	B1h	2.2600	Sine
0		1	0	1	1	0	0	1	0	B2h	2.2700	uge.
0		1	0	1	1	0	0	1	1	B3h	2.2800	
0	100	1	0	1	1	0	1	0	0	B4h	2.2900	
0		1	0	1	1	0	1	0	1	B5h	2.3000	
0		1	0	1	1	0	1	1	0	B6h	2.3100	
0		1	0	1	1	0	1	1	1	B7h	2.3200	
0	1	1	0	1	1	1	0	0	0	B8h	2.3300	d un
0	1	1	0	1	1	1	0	0	1	B9h	2.3400	eineo
0	1	1	0	1.	1	1	0	1	0	BAh	2.3500	undefined un
0	1	1	0	1	1	1	0	1	1	BBh	2.3600	
0	1.0	1	0	1	1	1	1	0	0	BCh	2.3700	
0 60	n.	1	0	1	1	1	1	0	1	BDh	2.3800	
0.0		1	0	1	1	1	1	1	0	BEh	2.3900	
0	1	1	0	1	1	1	1	1	1	BFh	2.4000	
0	1	1	1	0	0	0	0	0	0	C0h	2.4100	undefined u
0	†	1	1	0	0	0 1	0	0	1	C1h	2.4200	sineo
0	-	1	1	0	0	0	0	1	0	C2h	2.4300	"yell"
0	1	1	1	0	0	0	0	1	1	C3h	2.4400	Ull.
0		1	1	0	0	0	1	0	0	C4h	2.4500	
0 0	U	1	1	0	0	0	1	0	1	C5h	2.4600	
0 61110	1	1	1	0	0	0	1	1	0	C6h	2.4700	
0	1	1	1	0	0	0	1	1	1	C7h	2.4800	
0		1	1	0	0	1	0	0	0	C8h	2.4900	
0	1	1	1	0	0	1	0	0	1	C9h	2.5000	adefined,
ontinued						.10	9				continued	defill



	6)									000
efined und	B i t 7	B i t 6	B i t 5	B i t	B i t 3	B i t	B i t	B i t 0	Hex	UITA Vcc
er.	1	1	0	0	1	0	1	0	CAh	2.5100
	1	1	0	0	1	0	1	1	CBh	2.5200
	1	1	0	0	1	1	0	0	CCh	2.5300
	1	1	0	0	9	1	0	1	CDh	2.5400
	1	1	0	0	1	1	1	0	CEh	2.5500
	1	1	0	0	1	1	1	1	CFh	2.5600
4 UIV	1	1	0	1	0	0	0	0	D0h	2.5700
Jefined un	1	1	0	1	0	0	0	1	D1h	2.5800
ell	1	1	0	1	0	0	1	0	D2h	2.5900
	1	1	0	1	0	0	1	1	D3h	2.6000
	1	1	0	1	0	1	0	0	D4h	2.6100
	1	1	0	1	0	1	0	1	D5h	2.6200
	1	1	0	1	0	1	1	0	D6h	2.6300
	1	1	0	1	0	1	1	1	D7h	2.6400
	1	1	0	1	1	0	0	0	D8h	2.6500
	1	1	0	1	1	0	0	1	D9h	2.6600
defined u	1	1	0	1	1	0	1	0	DAh	2.6700
	1	1	0	1	1	0	1	1	DBh	2.6800
	1	1	0	1	1	1	0	0	DCh	2.6900
	1	1	0	1	1	1	0	1	DDh	2.7000
	1	1	0	1	1	1	1	0	DEh	2.7100
	1	1	0	1	1	1	1	1	DFh	2.7200
	1	1	1	0	0	0	0	0	E0h	2.7300
odefined (1	1	1	0	0	0	0	1	E1h	2.7400
defills	1	1	1	0	0	0	1	0	E2h	2.7500
Note	1	1	1	0	0	0	1	1	E3h	2.7600
	1	1	1	0	0	1	0	0	E4h	2.7700
	1	1	1	0	0	1	0	1	E5h	2.7800
	1	1	1	0	0	1	1	0	E6h	2.7900
	1	1	1	0	0	1	1	1	E7h	2.8000
	1	ì	1	0	1	0	0	0	E8h	2.8100
undefined	1	1	1	0	1	0	0	1	E9h	2.8200
define	1	1	1	0	1	0	1	0	EAh	2.8300
nuo-	1	1	1	0	1	0	1	1	EBh	2.8400
								U6	401	continued

						e	IU	30							
	Processor—Electrical Specificati														
ined u											y nuoc				
Vcc		B i t 7	B i t 6	B i t 5	B i t 4	B i t 3	B i t	B i t	B i t 0	Hex	V _{cc}				
		1	1	1	0	1	1	0	0	ECh	2.8500				
		1	1	1	0	1	1	0	1	EDh	2.8600				
		1	1	1	0	1	1	1	0	EEh	2.8700				
		1	1	1	0	1	1	1	1	EFh	2.8800				
-81	710	1	1	1	1	0	0	0	0	F0h	2.8900				
Silve		1	1	1	1	0	0	0	1	F1h	2.9000				
10.		1	1	1	1	0	0	1	0	F2h	2.9100				
		1	1	1	1	0	0	1	1	F3h	2.9200				
		1	1	1	1	0	1	0	0	F4h	2.9300				
		1	1	1	1	0	1	0	1	F5h	2.9400				
		1	1	1	1	0	1	1	0	F6h	2.9500				
		1	1	1	1	0	1	1	1	F7h	2.9600				
	U	1	1	1	1	1	0	0	0	F8h	2.9700				
"ineo		1	1	1	1	1	0	0	1	F9h	2.9800				
9e,		1	1	1	1	1	0	1	0	FAh	2.9900				
		1	1	1	1	1	0	1	1	FBh	3.0000				
		1	1	1	1	1	1	0	0	FCh	3.0100				
		1	1	1	1	1	1	0	1	FDh	3.0200				
		1	1	1	1	1	1	1	0	FEh	3.0300				
		1	1	1	1	1	1	1	1	FFh	3.0400				



Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection quidelines:

- RSVD these signals should not be connected
- RSVD TP these signals should be routed to a test point
- RSVD_NCTF these signals are non-critical to function and may be left unconnected

Arbitrary connection of these signals to VCC, VDDQ, VSS, or to any other signal (including each other) may result in component malfunction or incompatibility with future processors. See Signal Description on page 86 for a pin listing of the processor and the location of all reserved signals.

For reliable operation, always connect unused inputs or bi-directional signals to an appropriate signal level. Unused active high inputs should be connected through a resistor to ground (VSS). Unused outputs maybe left unconnected; however, this may interfere with some Test Access Port (TAP) functions, complicate debug probing, and prevent boundary scan testing. A resistor must be used when tying bi-directional signals to power or ground. When tying any signal to power or ground, a resistor will also allow for system testability.

Signal Groups

Signals are grouped by buffer type and similar characteristics as listed in the following table. The buffer type indicates which signaling technology and specifications apply to the signals. All the differential signals and selected DDR3/DDR3L and Control Sideband signals have On-Die Termination (ODT) resistors. Some signals do not have ODT and need to be terminated on the board.

Note:

All Control Sideband Asynchronous signals are required to be asserted/de-asserted for at least 10 BCLKs with maximum Trise/Tfall of 6 ns for the processor to recognize the proper signal state. See the DC Specifications section and AC Specifications section.

Table 47. **Signal Groups**

ined un	Signal Group	Туре	Signals
	System Reference	Clock	ad un.
	Differential	CMOS Input	BCLKP, BCLKN, DPLL_REF_CLKP, DPLL_REF_CLKN, SSC_DPLL_REF_CLKN,
	DDR3 / DDR3L Ref	erence Clocks ²	ad uli
חנט .	Differential	DDR3/DDR3L Output	SA_CKP[3:0], SA_CKN[3:0], SB_CKP[3:0], SB_CKN[3:0]
	DDR3 / DDR3L Cor	nmand Signals ²	7 mi
	Single ended	DDR3/DDR3L Output	SA_BS[2:0], SB_BS[2:0], SA_WE#, SB_WE#, SA_RAS#, SB_RAS#, SA_CAS#, SB_CAS#, SA_MA[15:0], SB_MA[15:0]
	DDR3 / DDR3L Cor	ntrol Signals ²	inde
	Single ended	DDR3/DDR3L Output	SA_CKE[3:0], SB_CKE[3:0], SA_CS#[3:0], SB_CS#[3:0], SA_ODT[3:0], SB_ODT[3:0]
	Single ended	CMOS Output	SM_DRAMRST#
	and a		continued

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family**

March 2015 Datasheet – Volume 1 of 2 Order No.: 328897-010



La le hed unde fill		inder.	46 film
tel		Processor—Electrical Specifications	UC
		ndelli Jefine	
	ned v	in.	
Signal Group	Туре	Signals	
DDR3 / DDR3L Dat	1000	, _{nde} i.	
Single ended	DDR3/DDR3L Bi- directional	SA_DQ[63:0], SB_DQ[63:0]	
Differential	DDR3/DDR3L Bi- directional	SA_DQSP[7:0], SA_DQSN[7:0], SB_DQSP[7:0], SB_DQSN[7:0]	ndefi
DDR3 / DDR3L Cor	npensation	sine's	
1100	Analog Input	SM_RCOMP[2:0]	
DDR3 / DDR3L Ref	ference Voltage Sign	0,	
DDR3 / DDR3L Cor DDR3 / DDR3L Ref Testability (ITP/XI Single ended	DDR3/DDR3L Output	SM_VREF, SA_DIMM_VREFDQ, SB_DIMM_VREFDQ	
Testability (ITP/XI	DP)	, uno	
Single ended	CMOS Input	TCK, TDI, TMS, TRST#	
Single ended	GTL	TDO	
Single ended	Output	DBR#	'IUQE
Single ended	GTL	BPM#[7:0]	
Single ended	GTL	PREQ#	
Single ended	GTL	PRDY#	
Control Sideband	76/11	IIIII	
Single ended	GTL Input/Open	PROCHOT#	
Jiligie ended	Drain Output	PROCHOT#	
Single ended	Asynchronous CMOS Output	THERMTRIP#, IVR_ERROR	
Single ended	GTL	CATERR#	Unc
Single ended	Asynchronous CMOS Input	PM_SYNC,RESET#, PWRGOOD, PWR_DEBUG#	
Single ended Single ended Single ended Single ended Voltage Regulator Single ended	Asynchronous Bi- directional	PECI	
Single ended	GTL Bi-directional	CFG[19:0]	
Single ended	Analog Input	SM_RCOMP[2:0]	
Voltage Regulator	tine	ined -	
Single ended	CMOS Input	VR_READY	
Single ended	CMOS Input	VIDALERT#	711
Single ended	Open Drain Output	VIDSCLK	9.
Single ended	GTL Input/Open Drain Output	VIDSOUT	
Single ended Differential Power / Ground / Single ended	Analog Output	VCC_SENSE, VSS_SENSE	
Power / Ground /	Other	defills	
Single ended	Power	VCC, VDDQ	
	Ground	VSS, VSS_NCTF ³	
2	Ground		



			~()
unoc	Signal Group	Туре	Signals
Jefined unde		Test Point	RSVD_TP
	istine	Other	SKTOCC#,
	PCI Express* Grap	hics	deim
	Differential	PCI Express Input	PEG_RXP[15:0], PEG_RXN[15:0]
	Differential	PCI Express Output	PEG_TXP[15:0], PEG_TXN[15:0]
d une	Single ended	Analog Input	PEG_RCOMP
finec	Digital Media Inter	face (DMI)	4 uns
defined undefined une	Differential	DMI Input	DMI_RXP[3:0], DMI_RXN[3:0]
	Differential	DMI Output	DMI_TXP[3:0], DMI_TXN[3:0]
defills	Digital Display Inte	erface	ed u
	Differential	DDI Output	DDIB_TXP[3:0], DDIB_TXN[3:0], DDIC_TXP[3:0], DDIC_TXN[3:0], DDIC_TXN[3:0]
	Intel® FDI		ed or
.ndf	Single ended	CMOS Input	FDI_CSYNC
sined un	Single ended	Asynchronous CMOS Input	DISP_INT
ndell	Differential	FDI Output	FDI_TXP[1:0], FDI_TXN[1:0]
sined un		4 V)	36 for signal description details. . Channel A and DDR3/DDR3L Channel B.

undefined undefined unde **Test Access Port (TAP) Connection**

Due to the voltage levels supported by other components in the Test Access Port (TAP) logic, Intel recommends the processor be first in the TAP chain, followed by any other components within the system. A translation buffer should be used to connect to the rest of the chain unless one of the other components is capable of accepting an input of the appropriate voltage. Two copies of each signal may be required with each driving a different voltage level.

The processor supports Boundary Scan (JTAG) IEEE 1149.1-2001 and IEEE 1149.6-2003 standards. A few of the I/O pins may support only one of those standards.

7.7 **DC Specifications**

The processor DC specifications in this section are defined at the processor pins, unless noted otherwise. See Signal Description on page 86 for the processor ping listings and signal definitions.

- The DC specifications for the DDR3 / DDR3L signals are listed in the Voltage and Current Specifications section.
- The Voltage and Current Specifications section lists the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. Read all notes associated with each parameter.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



 AC tolerances for all DC rails include dynamic load currents at switching frequencies up to 1 MHz.

7.8 Voltage and Current Specifications

Table 48. Processor Core Active and Idle Mode DC Voltage and Current Specifications

	Symbol	Parameter	Min	Тур	Max	Unit	Note ¹
ndefined undefined und	Operational VID	VID Range	1.65	2013D: 1.75 2013C: 1.75 2013B: 1.75 2013A: 1.75	1.86	v	indefinee
Jefined UI.	Idle VID (package C6/C7)	VID Range	1.5	1.6	1.65	inge,	2
	R_DC_LL	Loadline slope within the VR regulation loop capability	:	2014: PCG: -1.5 2013D PCG: -1.5 2013C PCG: -1.5 2013B PCG: -1.5 2013A PCG: -1.5	define	mΩ	3, 5, 6, 8
undefined undefined un	R_AC_LL	Loadline slope in response to dynamic load increase events	defined	2014: PCG: -2.4 2013D PCG: -2.4 2013C PCG: -2.4 2013B PCG: -2.4 2013A PCG: -2.4		mΩ	nuqe _{ir}
undefine	R_AC_LL_OS	Loadline slope in response to dynamic load release events	:	2014: PCG: -3.0 2013D PCG: -3.0 2013C PCG: -3.0 2013B PCG: -3.0 2013A PCG: -3.0	ndefined	mΩ	_
. 1)	T_OVS	Overshoot time		define	500	uS	-sine
	V_OVS	Overshoot	69,	3,1	50	mV	nuge
ed under	V _{CC} TOB	V _{CC} Tolerance Band	± 20	(PS0, PS1, PS2, F	'S3)	mV	3, 5, 6, 7, 8
undefined undefined v	V _{CC} Ripple	Ripple		± 10 (PS0) ± 15 (PS1) +50/-15 (PS2) +60/-15 (PS3)	indefined	mV	3, 5, 6, 7, 8
sined !	V _{CC,ВООТ}	Default V _{CC} voltage for initial power up	-	1.70	_	V	defin
define	I _{CC}	2013D PCG I _{CC}	FINEO	_	95	А	4, 8
ined une	I _{CC}	2013C PCG I _{CC}	nuge.	_	75	Aei	4, 8
d undefined undefined	I _{CC}	2013B PCG I _{CC}	_	_	58	А	4, 8
		UI.	'		200		continued

undefined undefined unde



gen	nde	Hine		iesti.	ined					
ndefined undefin	ectrical Specifications—Pro	cessor	ned under	fined undefi		(intel)				
unde	Symbol	Parameter	Min	Тур	Max	Unit	Note ¹			
lefined.	I _{CC}	2013A PCG I _{CC}	_	_	48	А	4, 8			
hoc	P _{MAX}	2013D PCG P _{MAX}	_	- 06	153	w	9			
	P _{MAX}	2013C PCG P _{MAX}	_	ined ulli	121	w	9 11			
	P _{MAX}	2013B PCG P _{MAX}	- <u>"n</u> d		99	w	Jefi 9			
adefi	P _{MAX}	2013A PCG P _{MAX}	sined .	-	83	w d ui	9			
undefined undefi	se	nless otherwise no mpirical data. ach processor is pret at manufacturing uring manufacturing ettings within the V	rogrammed with g and cannot be ng such that two VID range. This d	a maximum valid altered. Individua processors at the liffers from the VII	voltage identif I maximum VI same frequen D employed by	fication value (VI D values are cali cy may have diff y the processor c	ID) that is ibrated ferent during a			

- 2. Each processor is programmed with a maximum valid voltage identification value (VID) that is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power management event (Adaptive Thermal Monitor, Enhanced Intel SpeedStep Technology, or Low-Power States).
- The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE lands at the socket with a 20-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1- $M\Omega$ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- 4. I_{CC_MAX} specification is based on the V_{CC} loadline at worst case (highest) tolerance and ripple.
- 5. The V_{CC} specifications represent static and transient limits.
- 6. The loadlines specify voltage limits at the die measured at the VCC SENSE and VSS SENSE lands. Voltage regulation feedback for voltage regulator circuits must also be taken from processor VCC_SENSE and VSS_SENSE lands.
- 7. PSx refers to the voltage regulator power state as set by the SVID protocol.
- 8. PCG is Platform Compatibility Guide (previously known as FMB). These guidelines are for estimation purposes only.
- P_{MAX} is the maximum power the processor will dissipate as measured at VCC_SENSE and VSS_SENSE lands. The processor may draw this power for up to 10 ms before it regulates to

Memory Controller (V_{DDQ}) Supply DC Voltage and Current Specifications Table 49.

defille	Symbol	Parameter	Min	Тур	Max	Unit	Note
undefined undefine	V _{DDQ} (DC+AC) DDR3/DDR3L	Processor I/O supply voltage for DDR3/DDR3L (DC + AC specification)	Typ-5%	1.5	Typ+5%	V	2, 3, 5
under	V _{DDQ} (DC+AC) DDR3/DDR3L	Processor I/O supply voltage for DDR3L (DC + AC specification)	Typ-5%	1.35	Typ+5%	V	2, 3
	Icc _{MAX_VDDQ} (DDR3/ DDR3L)	Max Current for V _{DDQ} Rail	ined u	_	2.5	А	1
edun	I _{CCAVG_VDDQ} (Standby)	Average Current for V _{DDQ} Rail during Standby	-	12	20	mA	4
undefined undefined u	 Includes A No require Measured a 	t supplied to the SO-DIMM mo C and DC error, where the AC ment on the breakdown of AC at 50 °C cation applies to desktop proc	noise is band versus DC n	dwidth limi	•		
d unde	red under	•	21	indefin			

- 2. Includes AC and DC error, where the AC noise is bandwidth limited to under 20 MHz.
- 3. No requirement on the breakdown of AC versus DC noise.
- 4. Measured at 50 °C
- 5. This specification applies to desktop processors

Processor Family March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



ned undefined undefined VCCIO_OUT, VCOMP_OUT, and VCCIO_TERM

Symbol	Parameter	Тур	Max	Units	Notes
VCCIO_OUT	Termination Voltage	1.0	- fine	V	
ICCIO_OUT	Maximum External Load	_	300	mA	
VCOMP_OUT	Termination Voltage	1.0	_	V	ined '
VCCIO_TERM	Termination Voltage	1.0	_	V	und 2

Notes: 1. VCOMP_OUT may only be used to connect to PEG_RCOMP and DP_RCOMP.

DDR3 / DDR3L Signal Group DC Specifications

	Symbol	Parameter	Min	Тур	Max	Units	Notes ¹	"ined
	V _{IL}	Input Low Voltage	- A	V _{DDQ} /2	0.43*V _{DDQ}	V	2, 4, 11	ndefined
	V _{IH}	Input High Voltage	0.57*V _{DDQ}	V _{DDQ} /2	_	V	3, 11	
ined ur	V _{IL}	Input Low Voltage (SM_DRAMPWROK)	190.	_	0.15*V _{DDQ}	V	Jeff	
indefin	V _{IH}	Input High Voltage (SM_DRAMPWROK)	0.45*V _{DDQ}	_	1.0	ev	10, 12	
undefined undefined ur	R _{ON_UP(DQ)}	DDR3/DDR3L Data Buffer pull-up Resistance	20	26	32	Ω	5, 11	Jun
TIVE	R _{ON_DN(DQ)}	DDR3/DDR3L Data Buffer pull-down Resistance	20	26	32	Ω	5, 11	undefined un
ined v	R _{ODT(DQ)}	DDR3/DDR3L On-die termination equivalent resistance for data signals	38	50	62	Ω	deline	70.
d undefined undefined u	V _{ODT(DC)}	DDR3/DDR3L On-die termination DC working point (driver set to receive mode)	0.45*V _{DDQ}	0.5*V _{DDQ}	0.55*V _{DDQ}	ued r	11	
d undefir	Ron_up(ck)	DDR3/DDR3L Clock Buffer pull-up Resistance	20	26	32	Ω	5, 11, 13	d undefined u
	R _{ON_DN(CK)}	DDR3/DDR3L Clock Buffer pull-down Resistance	20	26	32	Ω	5, 11, 13	ed under
is fined	R _{ON_UP(CMD)}	DDR3/DDR3L Command Buffer pull-up Resistance	15	20	25	Ω	5, 11, 13	
ined unde	R _{ON_DN(CMD)}	DDR3/DDR3L Command Buffer pull-down Resistance	15	20	25	Ω	5, 11, 13	
ad undefined undefined	Ron_up(ctl)	DDR3/DDR3L Control Buffer pull-up Resistance	19	25	31	Ω	5, 11, 13	sined !
	and W	1	1	un	1	con	tinued	"uger.

^{2.} Internal processor power for signal termination.



der	ed undefine		د	efined			
Electi	rical Specifications—Processor	d undef	ined und			<u>(in</u>	tel)
undefil.	Symbol	Parameter	Min	Тур	Max	Units	Notes ¹
ndefined undefined	R _{ON_DN(CTL)}	DDR3/DDR3L Control Buffer pull-down Resistance	19	25	31	Ω	5, 11, 13
	R _{ON_UP(RST)}	DDR3/DDR3L Reset Buffer pull-up Resistance	40	80	130	Ω	-
	R _{ON_DN(RST)}	DDR3/DDR3L Reset Buffer pull-up Resistance	40	80	130	Ω	ined
undefined undefine	ILI	Input Leakage Current (DQ, CK) 0V 0.2*V _{DDQ} 0.8*V _{DDQ}	_	-	undo.7 hed	mA	_
	111 00	Input Leakage Current (CMD, CTL) 0V 0.2*V _{DDQ} 0.8*V _{DDQ}	eined u	ndefines	1.0	mA	- d 1
	SM_RCOMP0	Command COMP Resistance	99	100	101	Ω	8
defill	SM_RCOMP1	Data COMP Resistance	74.25	75	75.75	Ω	8
4 Uno	SM_RCOMP2	ODT COMP Resistance	99	100	101	Ω	8
undefined undefin	Notes: 1. Unless oth 2. V _{IL} is defir logical low 3. V _{IH} is defir logical high	ined as the minimum voltag gh value.	ge level at a r	eceiving agen	t that will be in	terpreted	

- Notes: 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
 - 2. V_{IL} is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
 - 3. V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.
 - 4. V_{IH} and V_{OH} may experience excursions above V_{DDO} . However, input signal drivers must comply with the signal quality specifications.
 - 5. This is the pull up/down driver resistance.
 - 6. R_{TERM} is the termination on the DIMM and in not controlled by the processor.
 - 7. The minimum and maximum values for these signals are programmable by BIOS to one of the
 - 8. SM_RCOMPx resistance must be provided on the system board with 1% resistors. SM_RCOMPx resistors are to V_{SS*}
 - 9. SM_DRAMPWROK rise and fall time must be < 50 ns measured between V_{DDQ} *0.15 and V_{DDQ}
 - 10.SM_VREF is defined as $V_{DDQ}/2$.
 - 11. Maximum-minimum range is correct; however, center point is subject to change during MRC boot training.
 - 12. Processor may be damaged if V_{IH} exceeds the maximum voltage for extended periods.
 - 13. The MRC during boot training might optimize R_{ON} outside the range specified.

Digital Display Interface Group DC Specifications

Symbol	Parameter	Min	Тур	Max	Units
V _{IL}	HPD Input Low Voltage	_	_	0.8	V
V _{IH}	HPD Input High Voltage	2.25		3.6	V
Vaux(Tx)	Aux peak-to-peak voltage at transmitting device	0.39	ine <u>d</u>	1.38	V
Vaux(Rx)	Aux peak-to-peak voltage at receiving device	0.32	_	1.36	V

 $Desktop \ 4th \ Generation \ Intel^{\circledR} \ Core^{^{\intercal}} \ Processor \ Family, \ Desktop \ Intel^{\circledR} \ Pentium^{\circledR} \ Processor \ Family, \ and \ Desktop \ Intel^{\circledR} \ Celeron^{\circledR}$ **Processor Family** March 2015 Datasheet - Volume 1 of 2

Order No.: 328897-010



led undefined undefined embedded DisplayPort* (eDP*) Group DC Specifications

4 / N°						
defined U	Symbol	Parameter	Min	Тур	Max	Units
	V _{IL}	HPD Input Low Voltage	0.02	9 -	0.21	V
	V _{IH}	HPD Input High Voltage	0.84	_	1.05	V
	V _{OL}	eDP_DISP_UTIL Output Low Voltage	0.1*V _{CC}	_	_	V
	V _{OH}	eDP_DISP_UTIL Output High Voltage	0.9*V _{CC}	_	_	v.0
A UIT	R _{UP}	eDP_DISP_UTIL Internal pull-up	100	_	_	Ω
	R _{DOWN}	eDP_DISP_UTIL Internal pull-down	100	_	<u>-</u> 710	Ω
indefined undefined un	Vaux(Tx)	Aux peak-to-peak voltage at transmitting device	0.39	- 26	1.38	V
defined	Vaux(Rx)	Aux peak-to-peak voltage at receiving device	0.32	ed Tho	1.36	V
	eDP_RCOMP DP_RCOMP	COMP Resistance	24.75	25	25.25	Ω
	Note: 1. COMP r	esistance is to VCOMP_OUT.	70.	1		

CMOS Signal Group DC Specifications

Symbol	Parameter	Min Max		Units	Notes ¹
V _{IL}	Input Low Voltage	_	V _{CCIO_OUT} * 0.3	V	2
V _{IH}	Input High Voltage	V _{CCIO_OUT} * 0.7 —		V	2, 4
V _{OL}	Output Low Voltage	_	V _{CCIO_OUT} * 0.1	V	2
V _{OH}	Output High Voltage	V _{CCIO_OUT} * 0.9	Lefill -	V	2, 4
R _{ON}	Buffer on Resistance	23	73	Ω	1
Tu	Input Leakage Current	4etineo	±150	μA	3

Notes: 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.

- 2. The V_{CCIO OUT} referred to in these specifications refers to instantaneous VCCIO_OUT.
- 3. For VIN between "0" V and $V_{CCIO\ OUT}$. Measured when the driver is tri-stated.
- 4. V_{IH} and V_{OH} may experience excursions above $V_{CCIO\ OUT}$. However, input signal drivers must comply with the signal quality specifications.

GTL Signal Group and Open Drain Signal Group DC Specifications

y m.	Symbol	Parameter	Min	Max	Units	Notes ¹
	V _{IL}	Input Low Voltage (TAP, except TCK)	ined un	V _{CCIO_TERM} * 0.6	V	2
ad V	V_{IH}	Input High Voltage (TAP, except TCK)	V _{CCIO_TERM} * 0.72	_	V	2, 4
efine	V _{IL}	Input Low Voltage (TCK)	_	V _{CCIO_TERM} * 0.4	V	2
unde	V _{IH}	Input High Voltage (TCK)	V _{CCIO_TERM} * 0.8	- 3	V	2, 4
d undefined undefined t	V _{HYSTERESIS}	Hysteresis Voltage	V _{CCIO_TERM} * 0.2	-inge	V	_
dein	R _{ON}	Buffer on Resistance (TDO)	12	28	Ω	_
duir	V _{IL}	Input Low Voltage (other GTL)		V _{CCIO_TERM} * 0.6	V	2
					con	tinued



Symbol	Parameter	Parameter Min Max		Units	Notes ¹
V _{IH}	Input High Voltage (other GTL)	V _{CCIO_TERM} * 0.72	"Ing	V	2, 4
R _{ON}	Buffer on Resistance (CFG/BPM)	16	24	Ω	_
R _{ON}	Buffer on Resistance (other GTL)	12	28	Ω	_
ILE	Input Leakage Current	4011	±150	μA	3

Notes: 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.

- 2. The $V_{CCIO\ OUT}$ referred to in these specifications refers to instantaneous VCCIO_OUT.
- 3. For VIN between 0 V and V_{CCIO_TERM} . Measured when the driver is tri-stated.
- 4. V_{IH} and V_{OH} may experience excursions above $V_{CCIO\ TERM}$. However, input signal drivers must comply with the signal quality specifications.

Table 56. **PCI Express* DC Specifications**

		- 0.0	_	10,			
ye.	Symbol	Parameter	Min	Тур	Max	Units	Notes ¹
The state of the s	Z _{TX-DIFF-DC}	DC Differential Tx Impedance (Gen 1 Only)	80	_	120	Ω	1, 6
26	Z _{TX-DIFF-DC}	DC Differential Tx Impedance (Gen 2 and Gen 3)	_	_	120	Ω	1, 6
4 nuc	Z _{RX-DC}	DC Common Mode Rx Impedance	40	_	60	Ω	1, 4, 5
defined	Z _{RX-DIFF-DC}	DC Differential Rx Impedance (Gen1 Only)	80	_	120	Ω	1
d unc	PEG_RCOMP	Comp Resistance	24.75	25	25.25	Ω	2, 3
undefined und	2. PEC 3. Int 4. DC	the PCI Express Base Specification for more G_RCOMP should be connected to V_{COMP_OUT} el allows using 24.9 Ω ±1% resistors. Impedance limits are needed to ensure Reces By DC Common Mode Impedance must be a Ry DC C	through a eiver detec	t.		inations ar	re first

- 2. PEG_RCOMP should be connected to V_{COMP_OUT} through a 25 Ω ±1% resistor.
- 3. Intel allows using 24.9 Ω ±1% resistors.
- 4. DC impedance limits are needed to ensure Receiver detect.
- 5. The Rx DC Common Mode Impedance must be present when the Receiver terminations are first enabled to ensure that the Receiver Detect occurs properly. Compensation of this impedance can start immediately and the 15 Rx Common Mode Impedance (constrained by RLRX-CM to 50 $\boldsymbol{\Omega}$ ±20%) must be within the specified range by the time Detect is entered.
- 6. Low impedance defined during signaling. Parameter is captured for 5.0 GHz by RLTX-DIFF.

Platform Environment Control Interface (PECI) DC **Characteristics**

The PECI interface operates at a nominal voltage set by V_{CCIO_TERM}. The set of DC electrical specifications shown in the following table is used with devices normally operating from a V_{CCIO} TERM interface supply.

V_{CCIO} TERM nominal levels will vary between processor families. All PECI devices will operate at the $V_{CCIO\ TERM}$ level determined by the processor installed in the system.

Table 57. Platform Environment Control Interface (PECI) DC Electrical Limits

Symbol	Definition and Conditions	Min	Max	Units	Notes ¹		
R _{up}	Internal pull up resistance	15	45	Ω	3		
V _{in}	Input Voltage Range	-0.15	V _{CCIO_TERM} + 0.15	V	_		
V _{hysteresis}	Hysteresis	0.1 * V _{CCIO_TERM}	N/A	V	_		
continued							

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family** March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010




ger	indefi	We	def	ined		
intel	hed b	ined unde	ined unc	Processor—E	lectrical Sp	ecifications
Inde	Symbol	Definition and Conditions	Min	Max	Units	Notes ¹
adefined undefine	Vn	Negative-Edge Threshold Voltage	0.275 * V _{CCIO_TERM}	0.500 * V _{CCIO_TERM}	V	_
na	V _p	Positive-Edge Threshold Voltage	0.550 * V _{CCIO_TERM}	0.725 * V _{CCIO_TERM}	V	_
	C _{bus}	Bus Capacitance per Node	N/A	10	pF	-
50.	C _{pad}	Pad Capacitance	0.7	1.8	pF	:: <u>7</u> 80
od uli.	Ileak000	leakage current at 0 V	_	0.6	mA	Jei –
adefined undefined unc	Ileak025	leakage current at 0.25* V _{CCIO_TERM}	_	0.4	mA	_
ined ur	Ileak050	leakage current at 0.50* V _{CCIO_TERM}	_	0.2	mA	_
inden.	Ileak075	leakage current at 0.75* V _{CCIO_TERM}	_	0.13	mA	_
	Ileak100	leakage current at VCCIO_TERM	-d nuc	0.10	mA	_

- Notes: 1. V_{CCIO_TERM} supplies the PECI interface. PECI behavior does not affect V_{CCIO_TERM} minimum / maximum specifications.
 - 2. The leakage specification applies to powered devices on the PECI bus.
 - 3. The PECI buffer internal pull-up resistance measured at 0.75* $V_{\text{CCIO_TERM}}$

7.8.2 **Input Device Hysteresis**

The input buffers in both client and host models must use a Schmitt-triggered input design for improved noise immunity. Use the following figure as a guide for input buffer design.

Figure 23. **Input Device Hysteresis**






8.0 Package Mechanical Specifications

The processor is packaged in a Flip-Chip Land Grid Array package that interfaces with the motherboard using the LGA1150 socket. The package consists of a processor mounted on a substrate land-carrier. An integrated heat spreader (IHS) is attached to the package substrate and core and serves as the mating surface for processor thermal solutions, such as a heatsink. The following figure shows a sketch of the processor package components and how they are assembled together.

The package components shown in the following figure include the following:

- 1. Integrated Heat Spreader (IHS)
- 2. Thermal Interface Material (TIM)
- 3. Processor core (die)
- 4. Package substrate
- Capacitors

Figure 24. Processor Package Assembly Sketch



8.1 Processor Component Keep-Out Zone

The processor may contain components on the substrate that define component keep-out zone requirements. A thermal and mechanical solution design must not intrude into the required keep-out zones. Decoupling capacitors are typically mounted to the land-side of the package substrate. Refer to the LGA1150 Socket Application Guide for keep-out zones. The location and quantity of package capacitors may change due to manufacturing efficiencies but will remain within the component keep-in. This keep-in zone includes solder paste and is a post reflow maximum height for the components.

8.2 Package Loading Specifications

The following table provides dynamic and static load specifications for the processor package. These mechanical maximum load limits should not be exceeded during heatsink assembly, shipping conditions, or standard use condition. Also, any

March 2015 Datasheet - Volume 1 of 2
Order No.: 328897-010 109



mechanical system or component testing should not exceed the maximum limits. The processor package substrate should not be used as a mechanical reference or load-bearing surface for thermal and mechanical solution.

Table 58. Processor Loading Specifications

Parameter	Minimum	Maximum	Notes
Static Compressive Load	-	600 N [135 lbf]	1, 2, 3
Dynamic Compressive Load	- indefit	712 N [160 lbf]	1, 3, 4

Notes: 1. These specifications apply to uniform compressive loading in a direction normal to the processor, IHS.

- This is the maximum static force that can be applied by the heatsink and retention solution to maintain the heatsink and processor interface.
- 3. These specifications are based on limited testing for design characterization. Loading limits are for the package only and do not include the limits of the processor socket.
- Dynamic loading is defined as an 50g shock load, 2X Dynamic Acceleration Factor with a 500g maximum thermal solution.

8.3 Package Handling Guidelines

The following table includes a list of guidelines on package handling in terms of recommended maximum loading on the processor IHS relative to a fixed substrate. These package handling loads may be experienced during heatsink removal.

Table 59. Package Handling Guidelines

Parameter	Maximum Recommended	Notes	
Shear	311 N [70 lbf]	1, 4	
Tensile	111 N [25 lbf]	2, 4	
Torque	3.95 N-m [35 lbf-in]	3, 4	

Notes: 1. A shear load is defined as a load applied to the IHS in a direction parallel to the IHS top surface.

- A tensile load is defined as a pulling load applied to the IHS in a direction normal to the IHS surface.
- 3. A torque load is defined as a twisting load applied to the IHS in an axis of rotation normal to the IHS top surface.
- 4. These guidelines are based on limited testing for design characterization.

8.4 Package Insertion Specifications

The processor can be inserted into and removed from an LGA1150 socket 15 times. The socket should meet the LGA1150 socket requirements detailed in the LGA1150 Socket Application Guide.

8.5 Processor Mass Specification

The typical mass of the processor is 27.0 g (0.95 oz). This mass [weight] includes all the components that are included in the package.

8.6 Processor Materials

The following table lists some of the package components and associated materials.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® Processor Family

Datasheet – Volume 1 of 2

March 2015

Order No.: 328897-010




Table 60. Processor Materials

Component	Material
Integrated Heat Spreader (IHS)	Nickel Plated Copper
Substrate	Fiber Reinforced Resin
Substrate Lands	Gold Plated Copper

8.7 Processor Markings

The following figure shows the top-side markings on the processor. This diagram aids in the identification of the processor.

Figure 25. Processor Top-Side Markings



8.8 Processor Land Coordinates


The following figures show the bottom view of the processor package.

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
March 2015
Order No.: 328897-010

Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron®
Processor Family
Datasheet – Volume 1 of 2
111




Figure 26. Processor Package Land Coordinates





2014 Processor Package Land/Pin Side Components



Processor Storage Specifications

The following table includes a list of the specifications for device storage in terms of maximum and minimum temperatures and relative humidity. These conditions should not be exceeded in storage or transportation.

Table 61. **Processor Storage Specifications**

Parameter	Description	Minimum	Maximum	Notes
T _{absolute} storage	The non-operating device storage temperature. Damage (latent or otherwise) may occur when subjected to for any length of time.	-55 °C	125 °C	1, 2, 3
T _{sustained} storage	The ambient storage temperature limit (in shipping media) for a sustained period of time.	-5 °C	40 °C	4, 5
.00		76//	С	ontinued

 $Desktop \ 4th \ Generation \ Intel^{\circledR} \ Core^{^{\intercal}} \ Processor \ Family, \ Desktop \ Intel^{\circledR} \ Pentium^{\circledR} \ Processor \ Family, \ and \ Desktop \ Intel^{\circledR} \ Celeron^{\circledR}$ **Processor Family** March 2015 Datasheet - Volume 1 of 2



Parameter	Description	Minimum	Maximum	Notes
RH _{sustained} storage	The maximum device storage relative humidity for a sustained period of time.	60% @	24 °C	5, 6
TIME _{sustained} storage	A prolonged or extended period of time; typically associated with customer shelf life.	0 Months	6 Months	6

Notes: 1. Refers to a component device that is not assembled in a board or socket that is not to be electrically connected to a voltage reference or I/O signals.

- 2. Specified temperatures are based on data collected. Exceptions for surface mount reflow are specified in by applicable JEDEC standard. Non-adherence may affect processor reliability.
- T_{ABSOLUTE} storage applies to the unassembled component only and does not apply to the shipping media, moisture barrier bags, or desiccant.
- 4. Intel branded board products are certified to meet the following temperature and humidity limits that are given as an example only (Non-Operating Temperature Limit: -40 °C to 70 °C, Humidity: 50% to 90%, non-condensing with a maximum wet bulb of 28 °C). Post board attach storage temperature limits are not specified for non-Intel branded boards.
- 5. The JEDEC, J-JSTD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from the moisture barrier bag.
- 6. Nominal temperature and humidity conditions and durations are given and tested within the constraints imposed by T_{sustained storage} and customer shelf life in applicable Intel box and bags.

L14



Processor Ball and Signal Information 9.0

This chapter provides processor ball information. The following table provides the ball list by signal name.

References to SA_ECC_CB[7:0] and SB_ECC_CB[7:0] are for processor SKUs that support ECC. These signals are reserved on the Desktop 4th Generation Intel® Core™ processor family.

Note: Table 62. **Processor Ball List by Signal Name**

	Signal Name	Ball #
	BCLKN	V4
ined u	BCLKP	V5
, 1	BPM#0	G39
	BPM#1	J39
	BPM#2	G38
	BPM#3	H37
	BPM#4	H38
	BPM#5	J38
	BPM#6	K39
	BPM#7	K37
	CATERR#	M36
ined '	CFG_RCOMP	H40
11.	CFG0	AA37
	CFG1	Y38
	CFG10	AA34
	CFG11	V37
	CFG12	Y34
	CFG13	U38
	CFG14	W34
69	CFG15	V35
afined	CFG16	Y37
	CFG17	Y36
	CFG18	W36
	CFG19	V36
	CFG2	AA36
	0	continued

Signal Name	Ball #
CFG3	W38
CFG4	V39
CFG5	U39
CFG6	U40
CFG7	V38
CFG8	T40
CFG9	Y35
DBR#	G40
DDIB_TXBN0	F17
DDIB_TXBN1	G18
DDIB_TXBN2	H19
DDIB_TXBN3	G20
DDIB_TXBP0	E17
DDIB_TXBP1	F18
DDIB_TXBP2	G19
DDIB_TXBP3	F20
DDIC_TXCN0	E19
DDIC_TXCN1	D20
DDIC_TXCN2	E21
DDIC_TXCN3	D22
DDIC_TXCP0	D19
DDIC_TXCP1	C20
DDIC_TXCP2	D21
DDIC_TXCP3	C22
DDID_TXDN0	C15
	continued

Signal Name	Ball #	eineo.
DDID_TXDN1	B16	ndefined
DDID_TXDN2	C17	
DDID_TXDN3	B18	
DDID_TXDP0	B15	
DDID_TXDP1	A16	
DDID_TXDP2	B17	
DDID_TXDP3	A18	01,
DISP_INT	D18	red t
DMI_RXN0	Т3	undefined un
DMI_RXN1	V1	UIN.
DMI_RXN2	V2	
DMI_RXN3	W3	
DMI_RXP0	U3	
DMI_RXP1	U1	
DMI_RXP2	W2	
DMI_RXP3	Y3	ed u
DMI_TXN0	AA5	undefined u
DMI_TXN1	AB4	nuor
DMI_TXN2	AC4	
DMI_TXN3	AC2	
DMI_TXP0	AA4	
DMI_TXP1	AB3	
DMI_TXP2	AC5	
DMI_TXP3	AC1	6
DP_RCOMP	R4	undefined
	continued	inde
		1 0

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® **Processor Family**

March 2015 Datasheet - Volume 1 of 2 Order No.: 328897-010



Inger.	Signal Name	Ball #
	DPLL_REF_CLKN	W6
	DPLL_REF_CLKP	W5
	EDP_DISP_UTIL	E16
	FC_K9	К9
ndefined un	FC_Y7	Y7
A UIT	FDI_CSYNC	D16
	FDI0_TX0N0	B14
uge.	FDI0_TX0N1	C13
	FDI0_TX0P0	A14
	FDI0_TX0P1	B13
	IST_TRIGGER	C39
	IVR_ERROR	R36
	PECI	N37
	PEG_RCOMP	P3
	PEG_RXN0	F15
dein	PEG_RXN1	E14
ULL	PEG_RXN10	F6
undefined v	PEG_RXN11	G5
	PEG_RXN12	H6
	PEG_RXN13	J5
	PEG_RXN14	K6
	PEG_RXN15	L5
"ed	PEG_RXN2	F13
defille	PEG_RXN3	E12
nur	PEG_RXN4	F11
	PEG_RXN5	G10
	PEG_RXN6	F9
ed undefined l	PEG_RXN7	G8
	PEG_RXN8	D4
	PEG_RXN9	E5
69	PEG_RXP0	E15
reline	PEG_RXP1	D14
UNOS	PEG_RXP10	F5
ad undefined	PEG_RXP11	G4
	PEG_RXP12	H5
	PEG_RXP13	J4
	-60	continued

		undefined	
	sed undefined	Processor—Proc	
e i	Signal Name	Ball #	
,	PEG_RXP14	K5	PE
	PEG_RXP15	L4	PE
	PEG_RXP2	E13	PE
	PEG_RXP3	D12	PE
	PEG_RXP4	E11	PE
	PEG_RXP5	F10	PE
	PEG_RXP6	E9	Pľ
76	PEG_RXP7	F8	PF
	PEG_RXP8	D3	PF
	PEG_RXP9	E4	PF
	PEG_TXN0	B12	P۱
	PEG_TXN1	C11	P۱
	PEG_TXN10	G2	RI
	PEG_TXN11	Н3	RS
	PEG_TXN12	J2	RS
	PEG_TXN13	К3	RS
10	PEG_TXN14	M3	RS
	PEG_TXN15	L2	RS
	PEG_TXN2	D10	R
	PEG_TXN3	C9	RS
	PEG_TXN4	D8	RS
	PEG_TXN5	C7	RS
	PEG_TXN6	В6	RS
	PEG_TXN7	C5	RS
0	PEG_TXN8	E2	RS
,	PEG_TXN9	F3	RS
	PEG_TXP0	A12	RS
	PEG_TXP1	B11	RS
	PEG_TXP10	G1	RS
	PEG_TXP11	H2	RS
	PEG_TXP12	J1	RS
\neg	PEG_TXP13	K2	R
	PEG_TXP14	M2	R
O.	PEG_TXP15	L1	R
\dashv	PEG_TXP2	C10	R.
\dashv	PEG_TXP3	В9	R:
		continued	

Signal Name	Ball #
PEG_TXP4	C8
PEG_TXP5	B7
PEG_TXP6	A6
PEG_TXP7	B5
PEG_TXP8	E1 0
PEG_TXP9	F2
PM_SYNC	P36
PRDY#	L39
PREQ#	L37
PROCHOT#	K38
PWR_DEBUG	N40
PWRGOOD	AB35
RESET#	M39
RSVD	AB33
RSVD	AB36
RSVD	AB8
RSVD	AC8
RSVD	AK20
RSVD	AL20
RSVD	AT40
RSVD	AU1
RSVD	AU27
RSVD	AU39
RSVD	AV2
RSVD	AV20
RSVD	AV24
RSVD	AV29
RSVD	AW12
RSVD	AW23
RSVD	AW24
RSVD	AW27
RSVD	AY18
RSVD	H12
RSVD	H14
RSVD	H15
RSVD	J15
	continued



76,		0.05
	Signal Name	Ball #
	RSVD	J17
9e.,	RSVD	J40
	RSVD	J9
	RSVD	L10
ned uni	RSVD	L12
4 010,	RSVD	M10
Jen.	RSVD	M11
	RSVD	M38
	RSVD	N35
	RSVD	P33
	RSVD	R33
	KSVD	R34
	RSVD	T34
nu ,	RSVD	T35
	RSVD	Т8
	RSVD	U8
ined ur	RSVD	W8
	RSVD	Y8
	RSVD_TP	A4
	RSVD_TP	AV1
	RSVD_TP	AW2
	RSVD_TP	В3
afined u	RSVD_TP	C2
	RSVD_TP	D1
	RSVD_TP	H16
	RSVD_TP	310
	RSVD_TP	J12
	RSVD_TP	J13
	RSVD_TP	J16
lefined '	RSVD_TP	J8
·69.	RSVD_TP	K11
	RSVD_TP	K12
	RSVD_TP	K13
	RSVD_TP	K8
	RSVD_TP	N36
	RSVD_TP	N38
	697113	continued

		ndefined
ocessor	d undefined l	
#2117e	Signal Name	Ball #
). ·	RSVD_TP	P37
	SA BS0	AV12
	SA BS1	AY11
	SA BS2	AT21
	SA CAS#	AU9
,	SA CKO	AY15
	SA_CK1	AW15
	SA CK2	AV14
90.	SA CK3	AW13
	SA_CKE0	AV22
:	SA_CKE1	AT23
	SA_CKE1	AU22
	SA_CKE3	AU23
	SA_CKN0	AY16
	SA_CKN1	AV15
610	SA_CKN1	AW14
796J.,	SA_CKN2	
	SA_CKN3	AY13 AU14
	_	A014 AV9
	SA_CS#1	46/,
	SA_CS#2	AU10
2	SA_CS#3 SA_DIMM_VREF DQ	AW8 AB39
	SA DQ0	AD38
	SA_DQ0	AD39
100,0	SA_DQ1	AK38
	_ ,	AK39
	SA_DQ11	1
	SA_DQ12	AH37 AH38
	SA_DQ13	0
	SA_DQ14	AK37
	SA_DQ15	AK40
	SA_DQ16	AM30
"de	SA_DQ17	AM39
O.	SA_DQ18	AP38
	SA_DQ19	AP39
	SA_DQ2	AF38
ed		1 11

Signal Name	Ball #
SA_DQ20	AM37
SA_DQ21	AM38
SA_DQ22	AP37
SA_DQ23	AP40
SA_DQ24	AV37
SA_DQ25	AW37
SA_DQ26	AU35
SA_DQ27	AV35
SA_DQ28	AT37
SA_DQ29	AU37
SA_DQ3	AF39
SA_DQ30	AT35
SA_DQ31	AW35
SA_DQ32	AY6
SA_DQ33	AU6
SA_DQ34	AV4
SA_DQ35	AU4
SA_DQ36	AW6
SA_DQ37	AV6
SA_DQ38	AW4
SA_DQ39	AY4
SA_DQ4	AD37
SA_DQ40	AR1
SA_DQ41	AR4
SA_DQ42	AN3
SA_DQ43	AN4
SA_DQ44	AR2
SA_DQ45	AR3
SA_DQ46	AN2
SA_DQ47	AN1
SA_DQ48	AL1
SA_DQ49	AL4
SA_DQ5	AD40
SA_DQ50	AJ3
SA_DQ51	AJ4
SA_DQ52	AL2
	continued

117



Inoc	Signal Name	Ball #
efined under	SA_DQ53	AL3
	SA_DQ54	AJ2
	SA_DQ55	AJ1
	SA_DQ56	AG1
ined undefined un	SA_DQ57	AG4
4 un	SA_DQ58	AE3
	SA_DQ59	AE4
inde,	SA_DQ6	AF37
ed or	SA_DQ60	AG2
	SA_DQ61	AG3
	SA_DQ62	AE2
	SA_DQ63	AE1
	SA_DQ7	AF40
ined undefined un	SA_DQ8	AH40
	SA_DQ9	AH39
adeil.	SA_DQSN0	AE38
od uli	SA_DQSN1	AJ38
Inco	SA_DQSN2	AN38
	SA_DQSN3	AU36
	SA_DQSN4	AW5
	SA_DQSN5	AP2
	SA_DQSN6	AK2
	SA_DQSN7	AF2
defill	SA_DQSN8	AU32
4 nug	SA_DQSP0	AE39
	SA_DQSP1	AJ39
	SA_DQSP2	AN39
fined undefined i	SA_DQSP3	AV36
	SA_DQSP4	AV5
	SA_DQSP5	AP3
ad	SA_DQSP6	AK3
define	SA_DQSP7	AF3
efined undefined	SA_DQSP8	AV32
	SA_ECC_CB0	AW33
3,	SA_ECC_CB1	AV33
	SA_ECC_CB2	AU31
	60	continued

		undefined	
	ed undefines	Processor—Proce	9 <i>SSO</i> I
e l	Signal Name	Ball #	
	SA_ECC_CB3	AV31	SE
	SA_ECC_CB4	AT33	SE
	SA_ECC_CB5	AU33	SE
	SA_ECC_CB6	AT31	SE
	SA_ECC_CB7	AW31	SI
	SA_MA0	AU13	SI
	SA_MA1	AV16	SI
16/11	SA_MA10	AW11	SI
	SA_MA11	AV19	SI
	SA_MA12	AU19	SI
	SA_MA13	AY10	SI
	SA_MA14	AT20	SI
	SA_MA15	AU21	D
	SA_MA2	AU16	SI
	SA_MA3	AW17	SI
, of	SA_MA4	AU17	SI
70	SA_MA5	AW18	SI
	SA_MA6	AV17	SI
	SA_MA7	AT18	SI
	SA_MA8	AU18	SI
	SA_MA9	AT19	SI
	SA_ODT0	AW10	SI
	SA_ODT1	AY8	SI
	SA_ODT2	AW9	SI
Wye	SA_ODT3	AU8	SI
,	SA_RAS#	AU12	SI
	SA_WE#	AU11	SI
	SB_BS0	AK17	SI
	SB_BS1	AL18	SI
	SB_BS2	AW28	SI
	SB_CAS#	AP16	SI
	SB_CK0	AM20	SI
10	SB_CK1	AP22	SI
O.	SB_CK2	AN20	SI
	SB_CK3	AP19	SI
	SB_CKE0	AW29	SI
		continued	

20	
Signal Name	Ball #
SB_CKE1	AY29
SB_CKE2	AU28
SB_CKE3	AU29
SB_CKN0	AM21
SB_CKN1	AP21
SB_CKN2	AN21
SB_CKN3	AP20
SB_CS#0	AP17
SB_CS#1	AN15
SB_CS#2	AN17
SB_CS#3	AL15
SB_DIMM_VREF	AB40
DQ	-6
SB_DQ0	AE34
SB_DQ1	AE35
SB_DQ10	AK31
SB_DQ11	AL31
SB_DQ12	AK34
SB_DQ13	AK35
SB_DQ14	AK32
SB_DQ15	AL32
SB_DQ16	AN34
SB_DQ17	AP34
SB_DQ18	AN31
SB_DQ19	AP31
SB_DQ2	AG35
SB_DQ20	AN35
SB_DQ21	AP35
SB_DQ22	AN32
SB_DQ23	AP32
SB_DQ24	AM29
SB_DQ25	AM28
SB_DQ26	AR29
SB_DQ27	AR28
SB_DQ28	AL29
SB_DQ29	AL29 AL28 continued atel® Celeron®
	continued

Datasheet - Volume 1 of 2 March 2015 Order No.: 328897-010



ned under	Signal Name	Ball #
	SB_DQ3	AH35
	SB_DQ30	AP29
	SB_DQ31	AP28
	SB_DQ32	AR12
۸	SB_DQ33	AP12
4 Uno	SB_DQ34	AL13
undefined und	SB_DQ35	AL12
ige,	SB_DQ36	AR13
	SB_DQ37	AP13
	SB_DQ38	AM13
	SB_DQ39	AM12
	SB_DQ4	AD34
	SB_DQ40	AR9
110	SB_DQ41	AP9
d undefined un	SB_DQ42	AR6
deill	SB_DQ43	AP6
Ullia	SB_DQ44	AR10
	SB_DQ45	AP10
	SB_DQ46	AR7
	SB_DQ47	AP7
	SB_DQ48	AM9
	SB_DQ49	AL9
red or	SB_DQ5	AD35
defille	SB_DQ50	AL6
Unc	SB_DQ51	AL7
d undefined ur	SB_DQ52	AM10
	SB_DQ53	AL10
	SB_DQ54	AM6
	SB_DQ55	AM7
ed undefined l	SB_DQ56	AH6
ed "	SB_DQ57	AH7
define	SB_DQ58	AE6
4 Uno	SB_DQ59	AE7
	SB_DQ6	AG34
	SB_DQ60	AJ6
	SB_DQ61	AJ7
	eo_	continued

		defined
cessor	d undefined i	nuc
etine	Signal Name	Ball #
	SB_DQ62	AF6
	SB_DQ63	AF7
	SB_DQ7	AH34
	SB_DQ8	AL34
	SB_DQ9	AL35
	SB_DQS0	AF35
	SB_DQS1	AL33
OF OF	SB_DQS2	AP33
30	SB_DQS3	AN28
,	SB_DQS4	AN12
	SB_DQS5	AP8
	SB_DQS6	AL8
	SB_DQS7	AG7
	SB_DQS8	AN25
	SB_DQSN0	AF34
7/19	SB_DQSN1	AK33
196	SB_DQSN2	AN33
	SB_DQSN3	AN29
	SB_DQSN4	AN13
	SB_DQSN5	AR8
	SB_DQSN6	AM8
	SB_DQSN7	AG6
	SB_DQSN8	AN26
	SB ECC CB0	AM26
~96 ₁₁	SB_ECC_CB1	AM25
	SB_ECC_CB2	AP25
	SB_ECC_CB3	AP26
	SB_ECC_CB4	AL26
	SB ECC CB5	AL25
	SB_ECC_CB6	AR26
	SB_ECC_CB7	AR25
	SB_MA0	AL19
de	SB_MA1	AK23
O.C.	SB_MA10	AP18
	SB_MA11	AY25
	SB_MA12	AV26
d	35(12	continued

~()		
Signal Name	Ball #	
SB_MA13	AR15	6.
SB_MA14	AV27	4 nuc
SB_MA15	AY28	Hineu
SB_MA2	AM22	idefined und
SB_MA3	AM23	
SB_MA4	AP23	
SB_MA5	AL23	
SB_MA6	AY24	
SB_MA7	AV25	
SB_MA8	AU26	חוט ,
SB_MA9	AW25	
SB_ODT0	AM17	ndefined un
SB_ODT1	AL16	7.
SB_ODT2	AM16	
SB_ODT3	AK15	
SB_RAS#	AM18	
SB_WE#	AK16	
SKTOCC#	D38	77.
SM_DRAMPWRO K	AK21	undefined ur
SM_DRAMRST#	AK22	inge.
SM_RCOMP0	R1	
SM_RCOMP1	P1	
SM_RCOMP2	R2	
SM_VREF	AB38	
SSC_DPLL_REF_ CLKN	U5	
SSC_DPLL_REF_ CLKP	U6	undefined
TCK	D39	"uge"
TDI	F38	
TDO	F39	
TESTLO_N5	N5	
TESTLO_P6	P6	
THERMTRIP#	F37	
TMS	E39	
TRST#	E37	defined
	continued	46/11

Desktop 4th Generation Intel® Core™ Processor Family, Desktop Intel® Pentium® Processor Family, and Desktop Intel® Celeron® ate indefiner Processor Family Datasheet – Volume 1 of 2 March 2015



led under.	Signal Name	Ball #
	VCC	A24
	VCC	A25
	VCC	A26
	VCC	A27
	VCC	A28
A UIT	VCC	A29
	VCC	A30
inger.	VCC	B25
	VCC	B27
ed undefined un	VCC	B29
	vcc	B31
	VCC	B33
	VCC	B35
ال د	vcc	C24
led undefined u	VCC	C25
adein.	VCC	C26
Juli.	VCC	C27
	VCC	C28
	vcc	C29
	VCC	C30
	VCC	C31
	VCC	C32
ed	VCC	C33
defill	VCC	C34
dune	VCC	C35
	VCC	D25
	VCC	D27
ed undefined l	VCC	D29
	VCC	D31
	VCC	D33
ied undefined	VCC	D35
define	VCC	E24
4 Unc	VCC	E25
	VCC	E26
	VCC	E27
	vcc	E28
	60	continued

Signal Name	Ball #
VCC	E29
VCC	E30
VCC	E31
	100
VCC	E32
VCC	E33
VCC	E34
VCC	E35
VCC	F23
VCC	F25
VCC	F27
VCC	F29
VCC	F31
VCC	F33
VCC	F35
VCC	G22
VCC	G23
VCC	G24
vcc	G25
vcc	G26
VCC	G27
vcc	G28
vcc	G29
vcc	G30
VCC	G31
vcc	G32
VCC	G33
VCC	G34
VCC	G35
VCC	H23
vcc	H25
vcc	H27
VCC	H29
vcc	H31
VCC	H33
VCC	H35
VCC	J21
	continued

Signal Name	Ball #
VCC	J22
VCC	J23
VCC	J24
VCC	J25
VCC	J26
VCC	J27
VCC	J28
vcc	J29
VCC	J30
VCC	J31
VCC	J32
VCC	J33
VCC	J34
VCC	J35
VCC	K19
vcc	K21
VCC	K23
VCC	K25
VCC	K27
VCC	K29
VCC	K31
VCC	K33
VCC	K35
VCC	L15
VCC	L16
VCC	L17
VCC	L18
VCC	L19
VCC	L20
VCC	L21
VCC	L22
VCC	L23
vcc	L24
VCC	L25
VCC	L26
VCC	L27
	continued



inder.	Signal Name	Ball #
	VCC	L28
ed under.	vcc	L29
	VCC	L30
	VCC	L31
ed undefined unde	vcc	L32
und	VCC	L33
	VCC	L34
"ugel"	VCC	M13
dui	VCC	M15
	VCC	M17
	vcc	M19
	VCC	M21
ned undefined und	VCC	M23
, uno	VCC	M25
	VCC	M27
deill	VCC	M29
od uli,	VCC	M33
	VCC	M8
	vcc	P8
	VCC_SENSE	E40
	VCCIO_OUT	L40
77	VCOMP_OUT	P4
ned to	VDDQ	AJ12
defill	VDDQ	AJ13
ed nue	VDDQ	AJ15
ned undefined un	VDDQ	AJ17
	VDDQ	AJ20
	VDDQ	AJ21
	VDDQ	AJ24
ined undefined u	VDDQ	AJ25
red v	VDDQ	AJ28
defill	VDDQ	AJ29
d une	VDDQ	AJ9
	VDDQ	AT17
	VDDQ	AT22
	VDDQ	AU15
	ingo.	continued

		adefined
cessor	Jundefined L	77.
SILLE	Signal Name	Ball #
	VDDQ	AU20
	VDDQ	AU24
	VDDQ	AV10
	VDDQ	AV11
	VDDQ	AV13
	VDDQ	AV18
	VDDQ	AV23
all ne	VDDQ	AV8
	VDDQ	AW16
	VDDQ	AY12
	VDDQ	AY14
	VDDQ	AY9
	VIDALERT#	B37
	VIDSCLK	C38
	VIDSOUT	C37
2/2	VSS	A11
96,	VSS	A13
	VSS	A15
	VSS	A17
	VSS	A23
	VSS	A5
	VSS	A7
	VSS	AA3
.*.1	VSS	AA33
-01	VSS	AA35
	VSS	AA38
	VSS	AA36
	VSS	AA7
	VSS	AA7
	200	
	VSS	AB34
\dashv	VSS	AB37
10	VSS	AB5
MO.	VSS	AB6
	VSS	AB7
_	VSS	AC3
	VSS	AC33

Signal Name	Ball #
VSS	AC34
VSS	AC35
VSS	AC36
VSS	AC37
VSS	AC38
VSS	AC39
vss	AC40
VSS	AC6
VSS	AC7
VSS	AD1
VSS	AD2
VSS	AD3
VSS	AD33
VSS	AD36
VSS	AD4
vss	AD5
VSS	AD6
VSS	AD7
VSS	AD8
VSS	AE33
VSS	AE36
VSS	AE37
VSS	AE40
VSS	AE5
VSS	AE8
VSS	AF1
VSS	AF33
VSS	AF36
VSS	AF4
VSS	AF5
VSS	AF8
VSS	AG33
VSS	AG36
VSS	AG37
VSS	AG38
VSS	AG39
	continued

121



	Signal Name	Ball #
	VSS	AG40
ndeir	VSS	AG5
	VSS	AG8
	VSS	AH1
	VSS	AH2
4 nu	VSS	AH3
indefined un	VSS	AH33
uge.	VSS	AH36
	VSS	AH4
	VSS	AH5
	VSS	AH8
	VSS	AJ11
	VSS	AJ14
, 11	VSS	AJ16
Jundefined ur	VSS	AJ18
adeil.	VSS	AJ19
, Uli	VSS	AJ22
	VSS	AJ23
	VSS	AJ26
	VSS	AJ27
	VSS	AJ30
	VSS	AJ31
ed	VSS	AJ32
defill	VSS	AJ33
d undefined v	VSS	AJ34
	VSS	AJ35
	VSS	AJ36
	VSS	AJ37
	VSS	AJ40
	VSS	AJ5
-ed	VSS	AJ8
defins	VSS	AK1
4 Unc.	VSS	AK10
ed undefined	VSS	AK11
	VSS	AK12

		undefined	
0	ed undefine	Processor—Proc	
e l	Signal Name	Ball #	
	VSS	AK14	V
	VSS	AK18	V:
	VSS	AK19	V
	VSS	AK24	V:
	VSS	AK25	V:
	VSS	AK26	V
	VSS	AK27	V
10	VSS	AK28	V
9	VSS	AK29	V:
	VSS	AK30	V:
	VSS	AK36	V:
	VSS	AK4	V:
	VSS	AK5	V
	VSS	AK6	V:
	VSS	AK7	V:
	VSS	AK8	V
10 C	VSS	AK9	V:
	VSS	AL11	V
	VSS	AL14	V:
	VSS	AL17	V:
	VSS	AL21	V:
	VSS	AL22	V:
	VSS	AL24	V
	VSS	AL27	V:
06	VSS	AL30	V:
	VSS	AL36	V
	VSS	AL37	V:
	VSS	AL38	V:
	VSS	AL39	V
	VSS	AL40	V
	VSS	AL5	V
	VSS	AM1	V
	VSS	AM11	V
O.	VSS	AM14	V
	VSS	AM15	V
	VSS	AM19	V
		continued	

Signal Name	Ball #
VSS	AM2
VSS	AM24
VSS	AM27
VSS	AM3
VSS	AM30
VSS	AM31
VSS	AM32
VSS	AM33
VSS	AM34
VSS	AM35
VSS	AM36
VSS	AM4
VSS	AM5
VSS	AN10
VSS	AN11
vss	AN14
VSS	AN16
VSS	AN18
VSS	AN19
VSS	AN22
VSS	AN23
VSS	AN24
VSS	AN27
VSS	AN30
VSS	AN36
VSS	AN37
VSS	AN40
VSS	AN5
VSS	AN6
VSS	AN7
VSS	AN8
VSS	AN9
VSS	AP1
VSS	AP11
VSS	AP14
VSS	AP15
	continued



"uger.	Signal Name	Ball #
	VSS	AP24
unden	VSS	AP27
	VSS	AP30
	VSS	AP36
d undefined und	VSS	AP4
4 Uno	VSS	AP5
	VSS	AR11
iuge,	VSS	AR14
	VSS	AR16
	VSS	AR17
	vss	AR18
	V33	AR19
ed undefined und	VSS	AR20
, unc	VSS	AR21
	VSS	AR22
adefili	VSS	AR23
dull	VSS	AR24
	VSS	AR27
	vss	AR30
	VSS	AR31
	VSS	AR32
21.	VSS	AR33
	VSS	AR34
defill	VSS	AR35
ed undefined un	VSS	AR36
	VSS	AR37
	VSS	AR38
	VSS	AR39
	VSS	AR40
ned undefined u	VSS	AR5
ed u	VSS	AT1
define	VSS	AT10
4 uno	VSS	AT11
	VSS	AT12
	VSS	AT13
	VSS	AT14
	60	continued

		indefined.
cessor	Jundefined I	
-, 1 4 .		
5,	Signal Name	Ball #
	VSS	AT15
	VSS	AT16
	VSS	AT2
	VSS	AT24
	VSS	AT25
	VSS	AT26
6	VSS	AT27
76 ₁₁ ,	VSS	AT28
	VSS	AT29
	VSS	AT3
	VSS	AT30
	VSS	AT32
	VSS	AT34
	VSS	AT36
	VSS	AT38
10911	VSS	AT39
10,0	VSS	AT4
	VSS	AT5
	VSS	AT6
	VSS	AT7
	VSS	AT8
	VSS	AT9
	VSS	AU2
51	VSS	AU25
700 B	VSS	AU3
	VSS	AU30
	VSS	AU34
	VSS	AU38
	VSS	AU5
	VSS	AU7
	VSS	AV21
	VSS	AV28
de	VSS	AV3
alle	VSS	AV30
	VSS	AV34
	VSS	AV38
-	-555	7.1030

Signal Name	Ball #
VSS	AV7
VSS	AW26
VSS	AW3
VSS	AW30
VSS	AW32
VSS	AW34
VSS	AW36
VSS	AW7
VSS	AY17
VSS	AY23
VSS	AY26
VSS	AY27
VSS	AY30
VSS	AY5
VSS	AY7
VSS	B10
VSS	B23
VSS	B24
VSS	B26
VSS	B28
VSS	B30
VSS	B32
VSS	B34
vss	B36
VSS	B4
VSS	B8
VSS	C12
VSS	C14
VSS	C16
VSS	C18
VSS	C19
VSS	C21
VSS	C23
VSS	C3
VSS	C36
VSS	C4
	continued

continued...

123



ed undefi.	Signal Name	Ball #
	VSS	C6
	VSS	D11
	VSS	D13
	VSS	D15
	VSS	D17
4 un	VSS	D2
d undefined un	VSS	D23
inge.	VSS	D24
	VSS	D26
	VSS	D28
	VSS	D30
	VSS	D32
	VSS	D34
d undefined ur	VSS	D36
	VSS	D37
nden.	VSS	D5
n.	VSS	D6
	VSS	D7
	VSS	D9
	VSS	E10
	VSS	E18
	VSS	E20
led undefined l	VSS	E22
defill	VSS	E23
dun	VSS	E3
	VSS	E36
	VSS	E38
	VSS	E6
	VSS	E7
	VSS	E8
led undefined	VSS	F1
defills	VSS	F12
4 nur.	VSS	F14
	VSS	F16
	VSS	F19
	VSS	F21
	EINEO .	continued

Signal Name	Ball #
VSS	F22
VSS	F24
VSS	F26
VSS	F28
VSS	F30
VSS	F32
VSS	F34
VSS	F36
VSS	F4
VSS	F7
VSS	G11
VSS	G12
VSS	G13
VSS	G14
VSS	G15
VSS	G16
VSS	G17
VSS	G21
VSS	G3
VSS	G36
VSS	G37
VSS	G6
VSS	G7
VSS	G9
VSS	H1
VSS	H10
VSS	H11
VSS	H13
VSS	H17
VSS	H18
VSS	H20
VSS	H21
VSS	H22
VSS	H24
VSS	H26
VSS	H28
	continued

Signal Name	Ball #
VSS	H30
VSS	H32
VSS	H34
VSS	H36
VSS	H39
VSS	H4
VSS	H7
VSS	Н8
VSS	H9
VSS	J11
VSS	J14
VSS	J18
VSS	J19
VSS	J20
VSS	J3
vss	J36
VSS	J37
VSS	J6
VSS	J7
VSS	K1
VSS	K10
VSS	K14
VSS	K15
VSS	K16
VSS	K17
VSS	K18
VSS	K20
VSS	K22
VSS	K24
VSS	K26
VSS	K28
VSS	K30
VSS	K32
VSS	K34
VSS	K36
VSS	K4
	continued



under	Signal Name	Ball #
	VSS	K40
	VSS	K7
	VSS	L11
	VSS	L13
Jefined uni	VSS	L14
A Un	VSS	L3
	VSS	L35
	VSS	L36
	VSS	L38
	VSS	L6
	VSS	L7
	VSS	L8
	VSS	L9
defined un	VSS	M1
	VSS	M12
5/1.	VSS	M14
	VSS	M16
	VSS	M18
	VSS	M20
	VSS	M22
	VSS	M24
	VSS	M26
ined o	VSS	M28
Elli.	VSS	M30
	VSS	M32
Jefined V	VSS	M34
	VSS	M35
	VSS	M37
	VSS	M4
	VSS	M40
idefined i	VSS	M5
refille	VSS	M6
	VSS	M7
	VSS	M9
	VSS	N1
	VSS	N2
	0.0	continued

		defined.
cessor	undefined v	Inoc
	3 une	
	Signal Name	Ball #
	VSS	N3
	VSS	N33
	VSS	N34
	VSS	N39
	VSS	N4
	VSS	N6
- 0	VSS	N7
ellu.	VSS	N8
	VSS	P2
	VSS	P34
	VSS	P35
	VSS	P38
	vss	P39
	VSS	P40
	VSS	P5
3/19	VSS	P7
19e	VSS	R3
	VSS	R35
	VSS	R37
	VSS	R38
	VSS	R39
	VSS	R40
	VSS	R5
c's'	VSS	R6
70'SJ.	VSS	R7
	VSS	R8
	VSS	T1
	VSS	T2
	VSS	T33
	VSS	T36
	VSS	T37
	VSS	T38
46	VSS	T39
Old .	VSS	T4
	VSS	T5
	VSS	T6 AC
1		continued
		-0

Signal Name	Ball #
VSS	T7
VSS	U2
VSS	U33
VSS	U34
VSS	U35
VSS	U36
VSS	U37
VSS	U4
VSS	U7
VSS	V3
VSS	V33
VSS	V34
VSS	V40
VSS	V6
VSS	V7
VSS	V8
VSS	W1
VSS	W33
VSS	W35
VSS	W37
VSS	W4
VSS	W7
VSS	Y33
VSS	Y4
VSS	Y5
VSS	Y6
VSS_NCTF	AU40
VSS_NCTF	AV39
VSS_NCTF	AW38
VSS_NCTF	AY3
VSS_NCTF	B38
VSS_NCTF	B39
VSS_NCTF	C40
VSS_NCTF	D40
VSS_SENSE	F40

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for CPU - Central Processing Units category:

Click to view products by Intel manufacturer:

Other Similar products are found below:

D8751H AT80612003090AAS LBWJ N87C51 IVPX7225-RTM-1 CM8063401286600S R1AK CM8063501374802S R1A5

CM8063501375101S R1A8 MATXM-CORE-411-HTSNK BGSF 1717MN26 E6327 BX80621E52620 S R0KW IVPX7225-02250813L

D8086-2 CM8063401293902S R1A4 CM8063501374901S R1A6 CM8066201928505 SR2HT CM8063501293200S R1A0

CM8062301046008S R060 ATLASEDGE.1 AV8063801129600S R10F R0K5ML001SS00BR CM8066201921712S R2LF

CM8064601467102S R152 CM8063701094000S R0TA CM8063501375800S R1AX CM8063401376400S R1A9 CM8063401293802S R1A3

CM8063401286102S R195 CM8062107185405S R0KM CM8066002032201S R2R6 CM8063501288301S R1AN COMX-300-HSP RTM
ATCA-7360 96MPI7-3.4-8M11T 96MPP-2.3-3M10T 96MPI7-3.4-8M11T1 96MPXE-2.0-15M20T 96MPI5-3.0-6M10T 96MPI5S-2.3-6M11T1 FJ8066401715827S R2KG AFPC205 S R1Z1 DNCE2510 S LHCM FJ8066401715843S R2KH DNCE2530G S LHCY

DNCE2510GU S LHCW CM8066201935807S R2LM FH8065503554000S R3H4 FH8065301615104S R1UU CM8066201934909S R2LK

FJ8067702739633S R340 CM8068403360212 SR3XB