

Version 20.1

## CONTENTS

Accelerated Workload Solutions

Overview		Design Tools, OS Support, and Processors
■ Intel® FPGA Solutions Portfolio	1	■ Intel Quartus® Prime Software
Devises		■ DSP Builder for Intel FPGAs
Devices		■ Intel FPGA SDK for OpenCL™
■ 10 nm Device Portfolio	2	Intel SoC FPGA Embedded Development Suite
<ul> <li>Intel Agilex™ FPGA and SoC Overview</li> <li>Intel Agilex FPGA Features</li> </ul>	2 4	■ SoC Operating System Support
· ·	7	Nios® II Processor
<ul> <li>Generation 10 Device Portfolio</li> <li>Generation 10 FPGAs and SoCs</li> </ul>	7	
- Intel Stratix® 10 FPGA and SoC Overview	8	Nios II Processor Embedded Design Suite
- Intel Stratix 10 GX FPGA Features	10	■ Nios II Processor Operating System Support
- Intel Stratix 10 TX Features	12	Intel's Customizable Processor Portfolio
- Intel Stratix 10 MX Features	14 16	Intellectual Droporty
<ul> <li>Intel Stratix 10 DX Features</li> <li>Intel Stratix 10 SoC Features</li> </ul>	18	Intellectual Property
- Intel Stratix TO SOC Features  - Intel Arria® 10 FPGA and SoC Overview	21	Intel FPGA and DSN Member IP Functions
- Intel Arria 10 FPGA Features	22	Development Kits
- Intel Arria 10 SoC Features	24	
- Intel Cyclone® 10 FPGA Overview	26	■ Intel FPGA and Partner Development Kits
- Intel Cyclone 10 GX FPGA Features	27	Soc System on Modules
<ul> <li>Intel Cyclone 10 LP FPGA Features</li> <li>Intel MAX® 10 FPGA Overview</li> </ul>	28 30	<ul><li>Single-Board Computer</li></ul>
- Intel MAX 10 FPGA Features	31	<ul><li>Design Store</li></ul>
■ 28 nm Device Portfolio		FPGA Partner Programs
- Stratix V FPGA Features	32	■ Intel FPGA Partner Program
- Arria V FPGA and SoC Features	34	■ Intel FPGA Design Solutions Network
- Cyclone V FPGA Features	36	- Interirad Design Solutions Network
- Cyclone V SoC Features	38	Training
■ 60 nm Device Portfolio		■ Training Overview
- Cyclone IV FPGA Features	40	■ Instructor-Led, Virtual, and Online Classes
MAX CPLD Series		■ Online Training
- MAX V CPLD Features	42	
■ Configuration Devices	44	
■ Transceiver Technology	44	
■ Device Ordering Codes	45	
■ Intel Enpirion® Power Solutions	53	
- Intel Enpirion Power Solutions	53	
- Intel Enpirion PowerSoC Solutions	54	
- Featured Power Products	55	
Acceleration Platforms and Solutions		
■ Intel FPGA Programmable Acceleration Overview	57	
■ Intel Acceleration Stack for Intel Xeon® CPU with FPGAs	58	
■ Intel FPGA Programmable Acceleration Cards	59	
<ul> <li>Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA</li> </ul>	59	
- Intel FPGA Programmable Acceleration Card D5005	60	
<ul> <li>Intel FPGA Programmable Acceleration Card N3000</li> <li>Intel FPGA Programmable Acceleration Card Comparison</li> </ul>	61 62	

## INTEL FPGA SOLUTIONS PORTFOLIO

Intel delivers a broad portfolio of programmable logic devices—FPGAs, SoCs, and CPLDs—together with software tools, intellectual property (IP), embedded processors, customer support, and technical training. Intel's product leadership, excellent value, and superior quality of service give you a measurable advantage. Bring your great ideas to life faster, better, and more cost effectively.

## **FPGAs and CPLDs**

Intel FPGAs and CPLDs give you the flexibility to innovate, differentiate, and stay ahead in the market. We have five classes of FPGAs to meet your market needs, from the industry's highest density and performance to the most cost effective.



## **Intel Agilex FPGAs**

The Intel Agilex FPGA family, built on 10 nm technology, enables customized acceleration and connectivity for a wide range of compute and bandwidth intensive applications, while providing an improvement in performance and reduction in power.



## **Intel Stratix Series**

The Intel Stratix FPGA and SoC family enables you to deliver high-performance, state-of-the-art products to market faster with lower risk and higher productivity.



## **Intel Arria Series**

The Intel Arria device family delivers performance and power efficiency in the midrange.



## **Intel Cyclone Series**

The Intel Cyclone FPGA series is built to meet your low-power, cost-sensitive design needs, enabling you to get to market faster.



## **Intel MAX Series**

The Intel MAX 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, single-chip small form.

## **Power Solutions**

Power your systems with Intel Enpirion Power Solutions. Our integrated power management products provide a combination of small footprint, low-noise performance, and high efficiency. Intel Enpirion power system-on-chip (PowerSoC) products provide a qualified and reliable solution that enables you to complete your design faster.



## **Acceleration Platforms and Solutions**

Intel FPGA-based acceleration platforms enable a scalable volume deployment of various workloads in edge, network, cloud, enterprise, and other types of data center environment through Intel FPGA Programmable Acceleration Cards and development software, such as the Intel Acceleration Stack for Intel Xeon CPU with FPGAs and  $OpenVINO^{TM}$  toolkit.

## Productivity-Enhancing Design Software, Embedded Processing, IP, Development Kits, and Training

With Intel, you get a complete design environment and a wide choice of design tools—all built to work together so your designs are up and running fast. You can try one of our training classes to get a jump-start on your designs. Choose Intel and see how we enhance your productivity and make a difference to your bottom line.



## INTEL AGILEX FPGA AND SOC OVERVIEW



www.intel.com/agilex

The Intel Agilex FPGA family leverages heterogeneous 3D system-in-package (SiP) technology to integrate Intel's first FPGA fabric built on 10 nm process technology and second-generation Intel Hyperflex™ FPGA Architecture to deliver up to 40% higher performance¹ or up to 40% lower power¹ for data center, networking, and edge applications. Intel Agilex SoC FPGAs also integrate the quad-core Arm Cortex-A53 processor to provide high system integration.

### INTEL AGILEX F-SERIES FPGAs AND SoCs

## Intel Agilex F-Series FPGAs and SoC FPGAs bring together transceiver support up to 58 Gbps, increased digital signal processing (DSP) capabilities, high system integration, and second-generation Intel Hyperflex FPGA architecture for a wide range of data center, networking, and edge applications. The Intel Agilex F-Series FPGA and SoC family also provides the option to integrate the quad-core Arm Cortex-A53 processor to provide high system integration.


## **INTEL AGILEX I-SERIES SoC FPGAs**

Intel Agilex I-Series SoC FPGAs are optimized for high-performance processor interface and bandwidth-intensive applications. Cache and memory coherent attached to Intel Xeon® processors with Compute Express Link (CXL), hardened PCI Express (PCIe) Gen5 support, and transceiver support up to 112 Gbps make the Intel Agilex I-Series SoC FPGAs a compelling choice for applications that demand massive interface bandwidth and high performance.

### **INTEL AGILEX M-SERIES SoC FPGAs**

Intel Agilex M-Series SoC FPGAs are optimized for compute and memory intensive applications. With cache and memory coherent attach to Intel Xeon processors, high-bandwidth memory integration, hardened DDR5 controller, and Intel Optane™ DC persistent memory support, the Intel Agilex M-Series SoC FPGAs are optimized for data-intensive applications that need massive memory in addition to high bandwidth. Coming soon.

## **Efficient Network Transformation**



## **Datapath Acceleration**

## **VNF Performance Optimization**

- Load balancing
- · Data integrity
- · Network translation

## **Significant Improvements**

- Throughput
- Jitter
- Latency

## Infrastructure Offload

## **Optimized Architecture**

- vSwitch
- vRouter
- Security

## **Small Form Factor and Low Power**


· Wide range of servers

Product and Performance Information:

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

<sup>&</sup>lt;sup>1</sup> This comparison is based on the Intel Agilex FPGA and SoC family vs. Intel Stratix 10 FPGA family using simulation results and is subject to change. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications, and roadmaps.

## **Converged Workload Acceleration for the Data Center**



### Infrastructure Acceleration

- Network
- Security
- · Remote memory access


## **Application Acceleration**

- · Artificial intelligence (AI)
- Search
- · Video transcode
- Database
- 40 TFLOPs of DSP performance<sup>1</sup>

## **Storage Acceleration**

- Compression
- Decompression
- Encryption
- · Memory hierarchy management

## Agility and Flexibility for All Stages of 5G Implementation



## **Custom Logic Continuum**

## **FPGA Flexibility**

- High flexibility
- · Short time to market

## Rapid Intel eASIC™ Device Optimization

· Power and cost optimization


## **Full Custom ASIC Optimization**

- Best power<sup>1</sup>
- · Best performance1
- Best cost<sup>1</sup>

## **Application-Specific Tile Options**

- Data converter
- · Vector engine
- · Custom compute

## **Smart, Safe, and Secure Factory Acceleration**



## **Acceleration and Analytics**

- In-line protocol acceleration
- · Look-aside application acceleration

3

## **Safety and Security**

- Secure boot
- Encryption
- Authentication

## **Customized Connectivity**

- Time-sensitive networks
- Flexible I/O

Product and Performance Information:

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at intel.com, or from the OEM or retailer. No computer system can be absolutely secure. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors.

<sup>&</sup>lt;sup>1</sup> This comparison is based on the Intel Agilex FPGA and SoC family vs. Intel Stratix 10 FPGA using simulation results and is subject to change. This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications, and readmans.

## **INTEL AGILEX FPGA FEATURES - F SERIES**

View device ordering codes on page 45.

PROD	UCT LINE	AGF 004	AGF 006	AGF 008	AGF 012	AGF 014	AGF 022	AGF 027		
	Logic elements (LEs)	392,000	573,480	764,640	1,178,504	1,437,240	2,208,064	2,692,760		
	Adaptive logic modules (ALMs)	132,881	194,400	259,200	399,493	487,200	748,496	912,800		
	ALM registers	531,525	777,600	1,036,800	1,597,972	1,948,800	2,993,985	3,651,200		
	eSRAM memory blocks	0	0	0	2	2	0	0		
	eSRAM memory size (Mb)	0	0	0	36	36	0	0		
es	M20K memory blocks	1,900	2,844	3,792	5,900	7,110	10,900	13,272		
Resources	M20K memory size (Mb)	38	56	74	110	139	210	259		
Res	MLAB memory count	6,644	9,720	12,960	20,338	24,360	32,788	45,640		
	MLAB memory size (Mb)	4.1	5.9	7.9	12.4	14.9	20	27.9		
	Variable-precision digital signal processing (DSP) blocks	1,150	1,640	2,296	3,743	4,510	6,250	8,528		
	18 x 19 multipliers	2,300	3,280	4,592	7,486	9,020	12,500	17,056		
	Single-precison or half-precision tera floating point operations per second (TFLOPS)	1.7 / 3.4	2.5 / 5.0	3.5 / 6.9	6.0 / 12.0	6.8/13.6	9.4 / 18.8	12.8/25.6		
a	Maximum differential (RX or TX) pairs	192	192	288	384	384	384	384		
evic	AIB interfaces	2	2	2	2	2	4	4		
ble [	Memory devices supported	DDR4, QDR IV, RLDRAM 3								
dimum A	Secure data manager	AES-256/SHA-256 bitstream encryption/authentication, physically unclonable function (PUF), ECDSA 256/384 boot code authentication, side channel attack protection								
	Hard processor system	Quad-core 64 bit Arm Cortex-A53 up to 1.41GHz with 32 KB I/D cache, NEON coprocessor, 1 MB L2 cache, direct memory access (DMA), system memory management unit, cache coherency unit, hard memory controllers, USB 2.0x2, 1G EMAC x3, UART x2, serial peripheral interface (SPI) x4, I2C x5, general purpose timers x7, watchdog timer x4								
	F-Tile	PCI Express (PCIe) hard IP block (Gen4 x16 ) or Bifurcateable 2x PCIe Gen4 x8 (EP) or 4x Gen4 x4 (RP)  Transceiver channel count: 16 channels at 32 Gbps (NRZ) /12 channels at 58 Gbps (PAM4) - RS & KP FEC Advanced networking support: - Bifurcatable 400 GbE hard IP block (10/25/50/100/200/400 GbE FEC/PCS/MAC) - Bifurcatable 200 Gb hard IP block (10/25/50/100/200 Gbps FEC/PCS) 600G Interlaken IEEE 1588 v2 support PMA direct								
Tile Resources	E-Tile	Transceiver channel count: Up to 24 channels at 28.9 Gbps (NRZ) / 12 channels at 58 Gbps (PAM4) - RS & KP FEC  Networking support:  - 400GbE (4 x 100GbE hard IP blocks (10/25 GbE FEC/PCS/MAC))  IEEE 1588 v2 support  PMA direct								
	H-Tile	Transceiver	Pi channel count	: 16 channels Netv - Hard IP bloo	@ 28.3 Gbps vorking supp	ort : E PCS/MAC)		Gbps (NRZ)		
	P-Tile	PCIe hard IP block (Gen4 x16) or Bifurcateable 2x PCIe Gen4 x8 (EP) or 4x Gen4 x4 (RP)  SR-IOV 8PF / 2kVF  VirtIO support  Scalable IOV								

PROD	UCT LINE	AGF 004	AGF 006	AGF 008	AGF 012	AGF 014	AGF 022	AGF 027
GPIO (	(LVDS) / F-Tile (32G NRZ(58G	PAM4))						
	F1149A (F-Tile x1) (29 mm x 29mm, 0.8 mm Grid)	360(180)/16(12)	360(180)/16(12)					
)ptions s	R1615A (F-Tile x2) (45 mm x 32 mm, 1.0 / 0.92 mm Hex)	384(192)/32(24)	384(192)/32(24)	384(192)/32(24)				
F-Tile - Package Options and I/O Pins	R2013A (F-Tile x2) (47 mm x 38 mm, 1.0 / 0.92 mm Hex)	384(192)/32(24)	384(192)/32(24)	576(288)/32(24)	576(288)/32(24)	576(288)/32(24)		
F-Tile - F	R2295A (F-Tile x2) (47 mm x 40.5 mm, 1.0 / 0.92 mm Hex)				744(372)/32(24)	744(372)/32(24)		
	R3179C (F-Tile x4) (56 mm x 45 mm, 0.92 mm Hex)						720(360)/64(48)	720(360)/64(48)
GPIO (I	LVDS) / H-Tile 28.3G NRZ / H-Tile 1	7.4G NRZ / P-Til	e 16G PCle					
H-Tile & P-Tile - Package Options & I/O Pins	R1725A (H-Tile x1 & P-Tile x1) (42.5 mm x 35 mm 0.92 mm Hex)					432(216)/16/8/16		
GPIO (I	LVDS) / E-Tile 28.9G NRZ (57.8G PA	M4) / P-Tile 16G	PCle					
E-Tile & P-Tile - Package Options & I/O Pins	R2486A (E-Tile x1 & P-Tile x1) (55 mm x 42.5 mm, 1.0 mm Hex)				768(384)/16(8)/16	768(384)/16(8)/16		
	F2514A (E-Tile x1 & P-Tile x1) (45 mm x 45 mm, 0.92 mm Hex)						768(384)/24(12)/16	768(384)/24(12)/16


## **INTEL AGILEX SOC FEATURES - I SERIES**

View device ordering codes on page 45.

PRODUCT	LINE	AGI 022	AGI 027				
	Logic elements (LEs)	2,208,064	2,692,760				
	Adaptive logic modules (ALMs)	748,496	912,800				
ļ	ALM registers	2,993,985	3,651,200				
	eSRAM memory blocks	0	0				
ļ	eSRAM memory size (Mb)	0	0				
es	M20K memory blocks	10,900	13,272				
onic	M20K memory size (Mb)	210	259				
Resources	MLAB memory count	32,788	45,640				
	MLAB memory size (Mb)	20	27.9				
	Variable-precision digital signal processing (DSP) blocks	6,250	8,528				
	18 x 19 multipliers	12,500	17,056				
	Single-precison or half-precision tera floating point operations per second (TFLOPS)	9.4 / 18.8	12.8/25.6				
Ð	Maximum differential (RX or TX) pairs	360	360				
evic	AIB interaces	4					
e De	Memory devices supported	DDR4, QDR IV, RLDRAM 3					
imum Av Resc	Secure data manager	AES-256/SHA-256 bitstream encryption or authentication, physically unclonable function (PUF), ECDSA 256/384 boot code authentication, side channel attack protection					
	Hard processor system	Quad-core 64 bit Arm Cortex-A53 up to 1.41 GHz with 32 KB I/D cache , NEON coprocessor, 1 MB L2 cache, direct memory access (DMA), system memory management unit, cache coherency unit, hard memory controllers, USB 2.0x2, 1G EMAC x3, UART x2, serial peripheral interface (SPI) x4, I2C x5, general purpose timers x7, watchdog timer x4					
Tile Resources	F-Tile	PCI Express (PCIe) hard IP block (Gen4 x16 ) or Bifurcateable 2x PCIe Gen4 x8 (EP) or 4 Gen4 x4 (RP) Transceiver channel count: - 4 channels at 116 Gbps (PAM4) / 58 Gbps (NRZ) - 16 channels at 32 Gbps (NRZ) /12 channels at 58 Gbps (PAM4) - RS & KP FEC Advanced networking support: - Bifurcatable 400 GbE hard IP block (10/25/50/100/200/400 GbE FEC/PCS/MAC) - Bifurcatable 200 Gb hard IP block (10/25/50/100/200 Gbs FEC/PCS) 600G interlaken IEEE 1588 support PMA direct					
	R-Tile	Compute Express Interface (CXL) - Link width x16 lanes, x8 lanes PCIe hard IP block (Gen5 x16 ) or Bifurcateable 2x PCIe Gen5 x8 (EP) or 4x Gen5 x4 (RP) Virtualization (SR-IOV) supporting 8 PFs/2k VFs Scalable IOV VirtIO support Precise time management PIPE direct					
	S) / F-Tile 32G NRZ(58G PAM4) / High-Speed T	ransceiver 58G NRZ (116G PAM4) Channels					
PIO (LVD	· · · · · · · · · · · · · · · · · · ·						
	R3179B (F-Tile x4)	720(360) / 64(48) / 8(8)	720(360) / 64(48) / 8(8)				
r IIIe - Package Options & I/O Pins	R3179B (F-Tile x4) (56 mm x 45 mm, 0.92 mm Hex)	•	-				
Olda Options & I/O Pins	R3179B (F-Tile x4)	•	-				
F Tile - Package Options & I/O Pins	R3179B (F-Tile x4) (56 mm x 45 mm, 0.92 mm Hex)	•	-				

## **GENERATION 10 FPGAS AND Socs**

Intel's Generation 10 FPGAs and SoCs are optimized based on process technology and architecture to deliver the industry's highest performance and highest levels of system integration at the lowest power. Generation 10 device families include Intel Stratix 10 FPGAs and SoCs, Intel Arria 10 FPGAs and SoCs, Intel Cyclone 10 FPGAs, and Intel MAX 10 FPGAs.






FPGA •Soc

- 2X core performance with revolutionary Intel Hyperflex FPGA architecture<sup>†</sup>
- Up to 70% power savings<sup>†</sup>
- Highest density FPGA with up to 10.2 M logic elements (LEs)
- · 64 bit quad-core Arm Cortex-A53 processor system
- Up to 10 tera floating point operations per second (TFLOPS) single-precision floating-point throughput
- · Built on Intel's 14 nm Tri-Gate process technology

## Intel<sup>®</sup> Arria<sup>®</sup> 10



- 15% higher performance than the previous high-end devices†
- 40% lower midrange power†
- 1.5 GHz dual-core Arm Cortex-A9 processor
- IP core support, including 100G Ethernet, 150G/300G Interlaken, and PCI Express Gen3
- Built on TSMC's 20 nm process technology

## Intel<sup>®</sup> Cyclone<sup>®</sup> 10

# Intel' Cyclone' 10 GX Twice the Bandwidth Cyclone' V Half the Power


## Intel Cyclone 10 GX

- $\bullet \ \ {\it Optimized for high-bandwidth}, high-performance \ applications$
- The industry's first low-cost FPGA with 12.5 Gbps transceiver I/O support
- High-performance 1,866 Mbps external memory interface
- 1.434 Gbps LVDS I/Os
- The industry's first low-cost FPGA with IEEE 754 compliant hard floating-point DSP blocks

## Intel Cyclone 10 LP

- · Optimized for cost and power-sensitive applications
- · Chip-to-chip bridging
- I/O expansion
- · Control applications





- Single-chip, dual-configuration non-volatile FPGA
- Optimal system component integration for half the PCB space of traditional volatile FPGAs
- Broad range of IP including analog-to-digital converters (ADCs), DSP, and the Nios II embedded soft processor

## INTEL STRATIX 10 FPGA AND Soc Overview

www.intel.com/stratix10

Intel FPGAs and SoCs deliver breakthrough advantages in performance, power efficiency, density, and system integration that are unmatched in the industry. Featuring the revolutionary Intel Hyperflex FPGA architecture and built on the Intel 14 nm Tri-Gate process, Intel Stratix 10 devices deliver 2X core performance gains over previous-generation, high-performance FPGAs with up to 70% lower power<sup>†</sup>.

Up to 512 GBps HBM2 DRAM Bandwidth	arres			HBM2 DRAM SiP	HBM2 DRAM SiP <sup>1</sup>
Dual-Mode 58G PAM-4 30G NRZ Transceivers (	XCVR)		58G PAM-4 XCVR	58G PAM-4 XCVR	58G PAM-4 XCVR
Quad Core 64-bit Arm* Cortex*-A53 HPS up to 1.5 GHz	FPGA Fabric	Quad Core Arm A53	Quad Core Arm A53 <sup>1</sup>	FPGA	Quad Core Arm A53 <sup>1</sup>
<ul> <li>Intel Hyperflex™ FPGA Architecture</li> <li>Up to 10 TFLOPS DSP</li> <li>Secure Device Manager</li> </ul>	Tablic	FPGA Fabric	FPGA Fabric	Fabric	FPGA Fabric
<ul> <li>Monolithic Fabric</li> <li>28G NRZ Transceivers (GX/SX/TX/MX)</li> <li>PCIe* Gen4 or UPI (DX)</li> </ul>	28G XCVR PCIe Gen3	28G XCVR PCIe Gen3	28G XCVR PCIe Gen3	28G XCVR PCIe Gen3	PCIe Gen4, UPI
Note: 1. Not available in every device.	Intel <sup>*</sup> Stratix 10 GX	Intel <sup>®</sup> Stratix 10 SX	Intel <sup>*</sup> Stratix 10 TX	Intel <sup>*</sup> Stratix <sup>*</sup> 10 MX	Intel <sup>·</sup> Stratix 10 DX

The figure above shows the core performance benchmarks achieved by early access customers using the Intel Stratix 10 Hyperflex FPGA architecture. With the 2X performance increase, customers in multiple end markets can achieve significant improvements in both throughput and area utilization, with up to 70% lower power<sup>†</sup>.

Intel® Stratix® 10 Device Family Variants

Intel Stratix 10 FPGA and SoC system integration breakthroughs include:

- Heterogeneous 3D system in package (SiP) integration
- The highest density FPGA fabric with up to 10.2 million LEs
- Up to 10 TFLOPS of IEEE 754 compliant single-precision floating-point DSP throughput
- Secure Device Manager (SDM) with the most comprehensive security capabilities
- Integrated quad-core 64 bit Arm Cortex-A53 hard processor system up to 1.5 GHz
- Complementary optimized and validated Intel Enpirion power solutions
- Dual-mode 28.9 Gbps non-return-to-zero (NRZ) and 57.8 Gbps PAM-4 transceivers
- HBM2 DRAM SiP delivering up to 512 GBps of memory bandwidth

8

These unprecedented capabilities make Intel Stratix 10 devices uniquely positioned to address the design challenges in next-generation, high-performance systems in virtually all end markets including wireline and wireless communications, computing, storage, military, broadcast, medical, and test and measurement.

## **Communications**







- 400G/500G/1T optical transmission
- 200G/400G bridging and aggregation
- 982 MHz remote radio head
- Mobile backhaul
- 5G wireless communications

## **Computing and Storage**







- · Data center server acceleration
- High-performance computing (HPC)
- · Oil and gas exploration
- Bioscience

## **Defense**








- Next-generation radar
- · Secure communications
- Avionics and guidance systems

## **Broadcast**







- · High-end broadcast studio
- · High-end broadcast distribution
- Headend encoder or EdgeQAM or converged multiservice access platform (CMAP)

## **INTEL STRATIX 10 GX FPGA FEATURES**

PRO	DDUCT LINE	GX 400	GX 650	GX 850	GX 1100					
	Logic elements (LEs) <sup>1</sup>	378,000	612,000	841,000	1,325,000					
	Adaptive logic modules (ALMs)	128,160	207,360	284,960	449,280					
	ALM registers	512,640	829,440	1,139,840	1,797,120					
	Hyper-Registers from Intel Hyperflex FPGA architecture Millions of Hyper									
es	Programmable clock trees synthesizable									
Resources	M20K memory blocks	1,537	2,489	3,477	5,461					
Res	M20K memory size (Mb)	30	49	68	107					
	MLAB memory size (Mb)	2	3	4	7					
	Variable-precision digital signal processing (DSP) blocks	648	1,152	2,016	2,592					
	18 x 19 multipliers	1,296	2,304	4,032	5,184					
	Peak fixed-point performance (TMACS) <sup>2</sup>	2.6	4.6	8.1	10.4					
	Peak floating-point performance (TFLOPS) <sup>3</sup>	1.0	1.8	3.2	4.1					
	Secure device manager AES-256/SHA-256 bitstream encryption/authentication, phy									
Architectural Features	Hard processor system⁴	Quad-core 64-bit A			ache, NEON coprocesso B 2.0 x2, 1G EMAC x3, U					
Feat	Maximum user I/O pins	374	392	688	688					
tural	Maximum LVDS pairs 1.6 Gbps (RX or TX)	120	192	336	336					
nitec	Total full duplex transceiver count	24	24	48	48					
Arch	GXT full duplex transceiver count (up to 28.3 Gbps)	16	16	32	32					
and,	GX full duplex transceiver count (up to 17.4 Gbps)	8	8	16	16					
0/1	PCI Express hard intellectual property (IP) blocks (Gen3 x16)	1	1	2	2					
	Memory devices supported DDR4, DD									

Package Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, and Transceiver Count<sup>7,8</sup>

		•		
F1152 pin (35 mm x 35 mm, 1.0 mm pitch)	374,56,120,24	392,8,192,24	-	-
F1760 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	-	-	688,16,336,48	688,16,336,48
F2397 pin (50 mm x 50 mm, 1.0 mm pitch)	-	-	-	-
F2912 pin (55 mm x 55 mm, 1.0 mm pitch)	-	-	-	-
F4938 pin (70 mm x 74 mm, 1.0 mm pitch)				

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- Fixed point performance assumes the use of pre-adder.
   Floating point performance is IEEE-754 compliant single-precision.
- Quad-core Arm Cortex-A53 hard processor system only available in Stratix 10 SX SoCs.
   1.4 Gbps LVDS maximum rate for GX 10M.

- PCIe Gen3 x 8 support for GX 10M.
   A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
   All data is preliminary and subject to change without prior notice.

392,8,192,24 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.

Indicates pin migration path.

## **INTEL STRATIX 10 TX FEATURES**

PRO	DDUCT LINE	TX 400	TX 850	TX 850	TX 1100	TX 1100	TX 1650	
	Logic elements (LEs) <sup>1</sup>	378,000	841,000	841,000	1,325,000	1,325,000	1,679,000	
	Adaptive logic modules (ALMs)	128,160	284,960	284,960	449,280	449,280	569,200	
	ALM registers	512,640	1,139,840	1,139,840	1,797,120	1,797,120	2,276,800	
	Hyper-Registers from Intel Hyperflex FPGA architecture				Millions of H	yper-Registers d	istributed throughout	
	Programmable clock trees synthesizable					Hundred	s of synthesizable clo	
es	eSRAM memory blocks	_	-	_	-	_	2	
Resources	eSRAM memory size (Mb)	-	-	-	_	-	94.5	
eso	M20K memory blocks	1,537	3,477	3,477	5,461	5,461	6,162	
~	M20K memory size (Mb)	30	68	68	107	107	120	
	MLAB memory size (Mb)	2	4	4	7	7	9	
	Variable-precision digital signal processing (DSP) blocks	648	2,016	2,016	2,592	2,592	3,326	
	18 x 19 multipliers	1,296	4,032	4,032	5,184	5,184	6,652	
	Peak fixed-point performance (TMACS) <sup>2</sup>	2.6	8.1	8.1	10.4	10.4	13.3	
	Peak floating-point performance (TFLOPS) <sup>3</sup>	1.0	3.2	3.2	4.1	4.1	5.3	
	Secure device manager	AES-2	256/SHA-256 bitsr	eam encryption	/authentication, p	hysically unclon	able function (PUF), E	
	Hard processor system <sup>4</sup>	Quad-core 64-bit Arm Cortex-A53 up to 1.5 GHz with 32KB I/D cache, NEON coprocessor, 1 MB L cache coherency unit, hard memory controllers, USB 2.0 x2, 1G EMAC x3, UART x2, S						
es		Yes	Yes	Yes	Yes	Yes	_	
atur	Maximum user I/O pins	384	440	440	440	440	440	
Fe	Maximum LVDS pairs 1.6 Gbps (RX or TX)	144	216	216	216	216	216	
ıral	Total full duplex transceiver count	24	48	72	48	72	96	
and Architectural Features	GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps)	12 PAM-4 24 NRZ	12 PAM-4 24 NRZ	24 PAM-4 48 NRZ	12 PAM-4 24 NRZ	24 PAM-4 48 NRZ	36 PAM-4 72 NRZ	
Arcl	GXT transceiver count - NRZ (up to 28.3 Gbps)	0	16	16	16	16	16	
nd,	GX transceiver count - NRZ (up to 17.4 Gbps)	0	8	8	8	8	8	
I/0 a	PCI Express hard intellectual property (IP) blocks (Gen3 x16)	0	1	1	1	1	1	
	100G Ethernet MAC (no FEC) hard IP blocks	0	1	1	1	1	1	
	100G Ethernet MAC + FEC hard IP blocks	4	4	8	4	8	12	
	Memory devices supported				DDR4, DDR3	, DDR2, DDR, QD	OR II, QDR II+, RLDRAM	
Pac	lkage Options and I/O Pins: General-Purpose I/O (	GPIO) Count, Hig	h-Voltage I/O Cou	nt, LVDS Pairs, E	-Tile Transceiver (	Count and H-Tile	Transceiver Count <sup>5, 6</sup>	
	52 pin (35mm x 35mm, 1.0mm pitch)	384,0,144,24,0		·				
F1760 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)  440,8,216,24,24 – 440,8,216,24,24					_	-		

440,8,216,48,24

440,8,216,48,24

440,8,216,72,24

## Notes:

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- 2. Fixed point performance assumes the use of pre-adder.
- 3. Floating point performance is IEEE-754 compliant single-precision.

F1760 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)

F2397 pin (50 mm x 50 mm, 1.0 mm pitch)

F2912 pin (55 mm x 55 mm, 1.0 mm pitch)

- 4. Quad-core Arm Cortex-A53 hard processor system present in select Intel Stratix 10 TX devices.
- 5. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 6. All data is preliminary and subject to change without prior notice.

296,8,144,120,24 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, GXE (E-Tile) transceiver count, and GXT+GX (H-Tile) transceiver count

Indicates pin migration path.

## **INTEL STRATIX 10 MX FEATURES**

PRO	DUCT LINE	MX 1650	MX 1650						
	Logic elements (LEs) <sup>1</sup>	1,679,000	1,679,000						
	Adaptive logic modules (ALMs)	569,200	569,200						
	ALM registers	2,276,800	2,276,800						
	Hyper-Registers from Intel Hyperflex FPGA architecture								
	Programmable clock trees synthesizable								
*0	HBM2 high-bandwidth DRAM memory (GB)	8	16						
ırces	eSRAM memory blocks	2	2						
Resources	eSRAM memory size (Mb)	94.5	94.5						
œ	M20K memory blocks	6,162	6,162						
	M20K memory size (Mb)	120	120						
	MLAB memory size (Mb)	9	9						
	Variable-precision digital signal processing (DSP) blocks	3,326	3,326						
	18 x 19 multipliers	6,652	6,652						
	Peak fixed-point performance (TMACS) <sup>2</sup>	13.3	13.3						
	Peak floating-point performance (TFLOPS) <sup>3</sup>	5.3	5.3						
	Secure device manager  AES-256/SHA-256 bitsrea								
	Hard processor system <sup>4</sup>	-	-						
Ires	Maximum user I/O pins	656	656						
eatu	LVDS pairs 1.6 Gbps (RX or TX)	312	312						
ral F	Total full duplex transceiver count	96	96						
and Architectural Features	GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps)	0	0						
Arch	GXT transceiver count - NRZ (up to 28.3 Gbps)	64	64						
and,	GX transceiver count - NRZ (up to 17.4 Gbps)	32	32						
1/03	PCI Express hard intellectual property (IP) blocks (Gen3 x16)	4	4						
	100G Ethernet MAC (no FEC) hard IP blocks	4	4						
	100G Ethernet MAC + FEC hard IP blocks	0	0						
	Memory devices supported								
Pack	kage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/	O Count, LVDS Pairs, E-Tile Transce	iver Count and H-Tile Transceive	Count <sup>5, 6</sup>					
F25	97 pin (52.5 mm x 52.5 mm, 1.0mm pitch)	656, 32, 312, 0, 96	656, 32, 312, 0, 96						

## Notes

- 1. LE counts valid in comparing across Altera devices, and are conservative vs. competing FPGAs.
- 2. Fixed point performance assumes the use of pre-adder.

F2912 pin (55 mm x 55 mm, 1.0 mm pitch)

- 3. Floating-point performance is IEEE-754 compliant single-precision.
- 4. Quad-core Arm Cortex-A53 hard processor system not available in Intel Stratix 10 MX devices.
- 5. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- $\ensuremath{\text{6.}}$  All data is preliminary and subject to change without prior notice.

656,32,312,0,96 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, E-Tile transceiver count and H-Tile transceiver count.

Indicates pin migration path.

14 Intel FPGA Product Catalog

58

**PRODUCT LINE** 

## **INTEL STRATIX 10 DX FEATURES**

PK	SDOCT LINE	DX 1100	DX 2			
	Logic elements (LEs) <sup>1</sup>	1,325,000	2,073			
	Adaptive logic modules (ALMs)	449,280	702,			
	ALM registers	1,797,120	2,810			
	Hyper-Registers from Intel Hyperflex FPGA architecture	Millions of H	Hyper-Registers distributed t			
	Programmable clock trees synthesizable		Hundreds of synthes			
	HBM2 High-bandwidth DRAM memory stacks	-	2			
w	HBM2 High-bandwidth DRAM memory size (GB)	-	3			
Resources	eSRAM memory blocks	-	í			
esol	eSRAM memory size (Mb)	-	94			
Y	M20K memory blocks	5,461	6,8			
	M20K memory size (Mb)	107	13			
	MLAB memory size (Mb)	7	1			
	Variable-precision digital signal processing (DSP) blocks	2,592	3,9			
	18 x 19 multipliers	5,184	7,9			
	Peak fixed-point performance (TMACS) <sup>2</sup>	10.4	15			
	Peak floating-point performance (TFLOPS) <sup>3</sup>	4.1	6.			
	Secure device manager  AES-256/SHA-256 bitstream encryption/authentication, physically ur side channel att					
	Hard processor system <sup>4</sup>	Quad-core 64-bit Arm Cortex-A53 up to 1.5 GHz with 3 unit, cache coherency unit, hard memory contr				
S		Yes	_			
Features	Maximum user I/O pins	528	61			
l Fea	Maximum LVDS pairs 1.6 Gbps (RX or TX)	264	30			
tura	Total full duplex transceiver count - non return to zero (NRZ)	32	8			
and Architectural	GXE transceiver count - PAM4 (up to 57.8 Gbps) or NRZ (up to 28.9 Gbps)	8 PAM-4, or 16 NRZ	12 PAM-4,			
Dd A	GXP transceiver count - NRZ (up to 16 Gbps)	16	6			
1/0 ar	UPI/PCI Express Gen4 x16 hard intellectual property (IP) blocks (configurable for UPI or PCIe operation)	-	3			
	PCI Express Gen4 x16 hard IP blocks (supports PCIe only)	1	-			
	100G Ethernet media access control (MAC) + forward error correction (FEC) hard IP blocks	4	2			
	Memory devices supported	DDR	4, DDR3, DDR2, DDR, QDR II,			
Pac	kage Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-	Voltage I/O Count, LVDS Pairs, P-Tile Transceiver Count and	d E-Tile Transceiver Count			
-17	760 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	528,0,264,16,16	-			
-25	597 pin (52.5 mm x 52.5 mm, 1.0 mm pitch)	-	612,0,30			

DX 1100

**DX 21** 

## Notes

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- 2. Fixed-point performance assumes the use of pre-adder.

F2912 pin (55 mm x 55 mm, 1.0 mm pitch)

- 3. Floating-point performance is IEEE-754 compliant single-precision.
- ${\it 4. Quad-core\ Arm\ Cortex-A53\ hard\ processor\ system\ present\ in\ select\ Intel\ Stratix\ 10\ DX\ devices.}$
- $5. \ All \ data$  is preliminary and subject to change without prior notice.

816,0,408,76,8 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, P-Tile transceiver count, E-Tile transceiver count.

## INTEL STRATIX 10 Soc FEATURES

PR	DDUCT LINE	SX 400	SX 650	SX 850	SX 1100		
	Logic elements (LEs) <sup>1</sup>	378,000	612,000	841,000	1,325,000		
	Adaptive logic modules (ALMs)	128,160	207,360	284,960	449,280		
	ALM registers	512,640	829,440	1,139,840	1,797,120		
	Hyper-Registers from Intel Hyperflex FPGA architecture			Millions of H	lyper-Registers dis		
S	Programmable clock trees synthesizable				Hundreds of synth		
Resources	M20K memory blocks	1,537	2,489	3,477	5,461		
Resc	M20K memory size (Mb)	30	49	68	107		
	MLAB memory size (Mb)	2	3	4	7		
	Variable-precision digital signal processing (DSP) blocks	648	1,152	2,016	2,592		
	18 x 19 multipliers	1,296	2,304	4,032	5,184		
	Peak fixed-point performance (TMACS) <sup>2</sup>	2.6	4.6	8.1	10.4		
	Peak floating-point performance (TFLOPS) <sup>3</sup>	1.0	1.8	3.2	4.1		
	Secure device manager  AES-256/SHA-256 bitstream encryption/authentication, physically side channel a						
/O and Architectural Features	Hard processor system⁴		1-bit Arm Cortex-A53 cache coherency unit,				
ıl Fe	Maximum user I/O pins	374	392	688	688		
ctura	Maximum LVDS pairs 1.6 Gbps (RX or TX)	120	192	336	336		
hite	Total full duplex transceiver count	24	24	48	48		
d Arc	GXT full duplex transceiver count (up to 28.3 Gbps)	16	16	32	32		
) and	GX full duplex transceiver count (up to 17.4 Gbps)	8	8	16	16		
<u>\</u>	PCI Express hard intellectual property (IP) blocks (Gen3 x16)	1	1	2	2		
	Memory devices supported			DDR4, DDR3	, DDR2, DDR, QDR I		
Pad	 	age I/O Count, LVDS P	airs, and Transceiver (	Count <sup>5, 6</sup>			
F1	52 pin (35 mm x 35 mm, 1.0 mm pitch)	374,56,120,24	392,8,192,24	-	-		
F17	'60 pin (42.5 mm x 42.5 mm, 1.0 mm pitch)	-	-	688,16,336,48	688,16,336,48		
F23	97 pin (50 mm x 50 mm, 1.0 mm pitch)	-	-	-	-		

## Notes

- 1. LE counts valid in comparing across Intel FPGA devices, and are conservative vs. competing FPGAs.
- 2. Fixed point performance assumes the use of pre-adder.

F2912 pin (55 mm x 55 mm, 1.0 mm pitch)

- 3. Floating point performance is IEEE-754 compliant single-precision.
- ${\it 4. Quad-core\ Arm\ Cortex-A53\ hard\ processor\ system\ only\ available\ in\ Intel\ Stratix\ 10\ SX\ SoCs.}$
- 5. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 6. All data is preliminary and subject to change without prior notice.

392,8,192,24 Numbers indicate total GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.

Indicates pin migration path.



## ACCELERATOR CARDS THAT FIT YOUR PERFORMANCE NEEDS

Intel® FPGA-based acceleration platforms enable a scalable volume deployment of various workloads in network, cloud, enterprise, and other types of data center environment through FPGA Programmable Acceleration Cards (Intel FPGA PAC) and development software, such as the Intel Acceleration Stack for Intel Xeon® CPU with FPGAs and OpenVINO™ toolkit. Intel platforms are qualified, validated, and deployed through various leading original equipment manufacturer (OEM) server providers.



Intel PAC with Intel Arria® 10 GX FPGA



Intel FPGA PAC D5005



Intel FPGA PAC N3000

Intel FPGA PACs support applications that benefit from Intel acceleration solutions:



Network Function Virtualization



**Data Analytics** 



Artificial Intelligence



Financial



Genomics



Network Security and Monitoring



**Media Processing** 

## INTEL ARRIA 10 FPGA AND Soc OVERVIEW

www.intel.com/arria10

Intel Arria 10 FPGAs and SoCs deliver the highest performance at 20 nm, offering a one speed-grade performance advantage over competing devices. Intel Arria 10 FPGAs and SoCs are up to 40% lower power than previous generation FPGAs and SoCs, and feature the industry's only hard floating-point DSP blocks with speeds up to 1,500 giga floating-point operations per second (GFLOPS)†. The Intel Arria 10 FPGAs and SoCs are ideal for the following end market applications.

## **Wireless**







## **Applications**

- · Remote radio head
- Mobile backhaul
- Active antenna
- · Base station
- · 4G/Long Term Evolution (LTE) macro eNB
- Wideband Code Division Multiple Access (W-CDMA)

## **Cloud Service and Storage**







## **Applications**

- Flash cache
- Cloud
- Server
- Financial
- Bioscience
- · Oil and gas
- · Data center server acceleration

## **Broadcast**







## **Applications**

- Switcher
- Server
- · Encoder/decoder
- Capture cards
- Editing
- Monitors
- Multiviewers

**PRODUCT LINE** 

## **INTEL ARRIA 10 FPGA FEATURES**

	Part number reference	10AX016	10AX022	10AX027	10AX032					
	LEs (K)	160	220	270	320					
	System logic elements (K)	210	288	354	419					
	Adaptive logic modules (ALMs)	61,510	83,730	101,620	118,730					
S	Registers	246,040	334,920	406,480	474,920					
Jrce	M20K memory blocks	440	588	750	891					
Resources	M20K memory (Mb)	9	11	15	17					
~	MLAB memory (Mb)	1.0	1.8	2.4	2.8					
	Hardened single-precision floating-point multiplers/adders	156/156	191/191	830/830	985/985					
	18 x 19 multipliers	312	382	1,660	1,970					
	Peak fixed-point performance (GMACS) <sup>1</sup>	343	420	1,826	2,167					
	Peak floating-point performance (GFLOPS)	140	172	747	887					
	Global clock networks	32	32	32	32					
	Regional clocks  I/O voltage levels supported (V)	8	8	8	8					
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported		All I/Os: 1.8 V CMOS, 1 Differential S	.5 V CMOS, 1.2 V CMC	DDR and LVDS I/O pins: DS, SSTL-135, SSTL-125 rential SSTL-15 (I and II)					
ural	Maximum LVDS channels (1.6 G)	120	120	168	168					
axim	Maximum user I/O pins	288	288	384	384					
, Ma rchij	Transceiver count (17.4 Gbps)	12	12	24	24					
ocks A	Transceiver count (25.78 Gbps)	-	-	-	-					
Ü	PCI Express hardened IP blocks (Gen3 x8)	1	1	2	2					
	Maximum 3 V I/O pins	48	48	48	48					
	Memory devices supported	Memory devices supported DDR4, DDR								
Package	Options <sup>2</sup> and I/O Pins <sup>3</sup> : General-Purpose I/O (GPIO) Count	t, High-Voltage I/O Coun	t, LVDS Pairs⁴, and Tran	nsceiver Count						
U19	U484 pin (19 mm)	192, 48, 72, 6	192, 48, 72,6	-	-					
F27	F672 pin (27 mm)	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12					
F29	F780 pin (29 mm)	288, 48, 120, 12	288, 48, 120, 12	360, 48, 156, 12	360, 48, 156, 12					
F34	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24					
F35	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24					
KF40	F1517 pin (40 mm)	-	-	-	-					
NF40	F1517 pin (40 mm)	-	-	-	-					
RF40	F1517 pin (40 mm)	-	-	-	-					
NF45	F1932 pin (45 mm)	-	-	-	-					
SF45	F1932 pin (45 mm)	-	-	-	-					
UF45	F1932 pin (45 mm)	-	-	-	-					
	1									

**GX 160** 

**GX 220** 

**GX 270** 

**GX 320** 

## Notes:

- 1. Fixed-point performance assumes the use of pre-adders.
- $2. \ All\ packages\ are\ ball\ grid\ arrays\ with\ 1.0\ mm\ pitch,\ except\ for\ U19\ (U484),\ which\ is\ 0.8\ mm\ pitch.$
- 3. A subset of pins for each package are used for 3.3 V and 2.5 V interfaces.
- 4. Each LVDS pair can be configured as either a differential input or a differential output.
- 5. Certain packages might not bond out all PCI Express hard IP blocks.

All data is correct at the time of printing, and may be subject to change without prior notice.For the latest information, please visit www.intel.com/fpga.

192, 48, 72, 6 Numbers indicate GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.

Indicates pin migration.

## INTEL ARRIA 10 Soc FEATURES

PRODUC	CT LINE	SX 160	SX 220	SX 270	SX 320
	Part number reference	10AS016	10AS022	10AS027	10AS032
	LEs (K)	160	220	270	320
	System Logic Elements (K)	210	288	354	419
	ALMs	61,510	83,730	101,620	118,730
LO.	Registers	246,040	334,920	406,480	474,920
rce	M20K memory blocks	440	588	750	891
Resources	M20K memory (Mb)	9	11	15	17
Re	MLAB memory (Mb)	1.0	1.8	2.4	2.8
	Hardened single-precision floating-point multiplers/adders	156/156	191/191	830/830	985/985
	18 x 19 multipliers	312	382	1,660	1,970
	Peak fixed-point performance (GMACS) <sup>1</sup>	343	420	1,826	2,167
	Peak floating-point performance (GFLOPS)	140	172	747	887
_	Global clock networks	32	32	32	32
	Regional clocks	8	8	8	8
	I/O voltage levels supported (V)				1.2, 1.25, 1.35, 1.8, pins only: 3 V LVTTL,
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported	All I/Os: 1.8 HSTL-15 (I and	B V CMOS, 1.5 V CMOS, d II), HSTL-12 (I and II),	D12, POD10, Differenti , 1.2 V CMOS, SSTL-13: , HSUL-12, Differential ! 12, Differential HSTL-1	35, SSTL-125, SSTL-18 SSTL-135, Differential
kimu sctur	Maximum LVDS channels (1.6 G)	120	120	168	168
May	Maximum user I/O pins	288	288	384	384
ks, Arc	Transceiver count (17.4 Gbps)	12	12	24	24
Cloc	Transceiver count (25.78 Gbps)	-	-	-	-
0	PCI Express hardened IP blocks (Gen3 x8)	1	1	2	2
	Maximum 3 V I/O pins	48	48	48	48
	Memory devices supported		DDR4, DDR3, DDR2, C	QDR IV, QDR II+, QDR II	l+ Xtreme, LPDDR3, LP[
Package	e Options <sup>2</sup> and I/O Pins <sup>3</sup> : General-Purpose I/O (GPIO) Count, H	ligh-Voltage I/O Count,			·
U19	U484 pin (19 mm)	192, 48, 72, 6	192, 48, 72,6	-	-
F27	F672 pin (27 mm)	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12	240, 48, 96, 12
F29	F780 pin (29 mm)	288, 48, 120, 12	288, 48, 120, 12	360, 48, 156, 12	360, 48, 156, 12
F34	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24
F35	F1152 pin (35 mm)	-	-	384, 48, 168, 24	384, 48, 168, 24
KF40	F1517 pin (40 mm)	-	-	-	-
NF40	F1517 pin (40 mm)	-	-	-	-

## Notes:

- 1. Fixed-point performance assumes the use of pre-adders.
- 2. All packages are ball grid arrays with 1.0 mm pitch, except for U19 (U484), which is 0.8 mm pitch.
- 3. A subset of pins for each package are used for 3.3 V and 2.5 V interfaces.
- 4. Each LVDS pair can be configured as either a differential input or a differential output.
- 5. Certain packages might not bond out all PCI Express hard IP blocks.
- 6. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

 $\fbox{192,48,72,6] Numbers indicate GPIO count, high-voltage I/O count, LVDS pairs, and transceiver count.}$ 

Indicates pin migration.

## **INTEL CYCLONE 10 FPGA OVERVIEW**

www.intel.com/cyclone10

Intel Cyclone 10 FPGAs deliver cost and power savings over previous generations of Intel Cyclone FPGAs. Intel Cyclone 10 GX FPGAs provide high bandwidth via 12.5G transceiver-based functions, 1.4 Gbps LVDS, and 1,866 Mbps DDR3 SDRAM, and feature a hard floating-point DSP block in a low-cost FPGA. Intel Cyclone 10 LP devices offer low static power, cost-optimized functions.

- Intel Cyclone 10 GX FPGAs are optimized for high bandwidth<sup>‡</sup>
- Intel Cyclone 10 LP FPGAs are optimized for power and cost-sensitive applications







## **Intel Cyclone 10 GX FPGA**

- · Low-cost 12.5 Gbps transceivers
- 1,866 Mbps 72 bit DDR3 SDRAM interface
- 1.4 Gbps LVDS
- The industry's first low-cost FPGA with hard floating-point blocks

## **GX Applications**

- Embedded vision cameras
- · Industrial robotics
- · Machine vision
- Programmable logic controllers
- · Pro-AV systems







## **Intel Cyclone 10 LP FPGA**

- · Designed for power-sensitive applications
- · Simplified core power supply requirements
- · High I/O count to package density ratio
- Embedded Nios II soft processor support

## **LP Applications**

- I/O expansion
- Interfacing
- Chip-to-chip bridging
- Sensor fusion
- · Industrial motor control

<sup>&</sup>lt;sup>†</sup> Compared to previous generation Cyclone FPGAs, cost comparisons are based on list price. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

## INTEL CYCLONE 10 GX FPGA FEATURES

View device ordering codes on page 47.

PRO	DUCT LINE	10CX085	10CX105	10CX150	10CX220		
	Logic elements (LEs) <sup>1</sup>	85,000	104,000	150,000	220,000		
	Adaptive logic modules (ALMs)	31,000	38,000	54,770	80,330		
	ALM registers	124,000	152,000	219,080	321,320		
ces	M20K memory blocks	291	382	475	587		
	M20K memory size (Kb)	5,820	7,640	9,500	11,740		
Resources	MLAB memory size (Kb)	653	799	1,152	1,690		
Res	Variable-precision digital signal processing (DSP) blocks	84	125	156	192		
	18 x 19 multipliers	168	250	312	384		
	Peak fixed-point peformance (GMACS) <sup>2</sup>	151	225	281	346		
	Peak floating-point performance (GFLOPS) <sup>3</sup>	59	88	109	134		
res	Global clock networks	32	32	32	32		
atul	Regional clocks	8	8	8	8		
al Fe	Maximum user I/O pins	192	284	284	284		
tur	Maximum LVDS pairs 1.4 Gbps (RX or TX)	72	118	118	118		
Architectural Features	Maximum transceiver count (12.5 Gbps)	6	12	12	12		
Arci	Maximum 3V I/O pins	48	48	48	48		
and	PCI Express hard IP blocks (Gen2 x4) <sup>4</sup>	1	1	1	1		
0/1	Memory devices supported	DDR3, DDR3L, LPDDR3					

Package Options and I/O Pins: General-Purpose I/O (GPIO) Count, 3V I/O Count, LVDS Pairs, Total Transceiver count<sup>5</sup>

U484 pin (19 mm x 19 mm, 0.8 mm pitch)	188, 48, 70, 6	188, 48, 70, 6	188, 48, 70, 6	188, 48, 70, 6
F672 pin (27 mm x 27 mm, 1.0 mm pitch)	192, 48, 72, 6	236, 48, 94, 10	236, 48, 94, 10	236, 48, 94, 10
F780 pin (29 mm x 29 mm, 1.0 mm pitch)		284, 48, 118, 12	284, 48, 118, 12	284, 48, 118, 12

## Notes:

- 1. LE counts valid in comparing across Intel devices, and are conservative versus competing FPGAs.
- 2. Fixed-point performance assumes the use of pre-adders.
- ${\it 3. Floating-point performance is IEEE-754\ compliant\ single-precision.}$
- 4. Hard PCI Express IP core x2 in U484 package
- 5. Each LVDS pair can be configured as either a differential input or differential output.
- 6. A subset of pins for each package are used for high-voltage 3.0 V and 2.5 V interfaces.
- 7. All data is correct at the time of printing and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

284,48,118,12 Numbers indicate GPIO count, 3V I/O count, LVDS pairs, total transceiver count.

Indicates pin migration path.

## INTEL CYCLONE 10 LP FPGA FEATURES

PRODUC	CT LINE	10CL006	10CL010				
	Logic elements (LEs) <sup>1</sup>	6,000	10,000				
ses	M9K memory blocks	30	46				
Resources	M9K memory size (Kb)	270	414				
Re	DSP blocks (18 x 18 multipliers)	15	23				
	Phase-locked loops (PLL)	2	2				
d ural	Global clock networks	10	10				
I/O and Architectural Features	Maximum user I/O pins	176	176				
Arc	Maximum LVDS channels	65	65				
Package	e Options and I/O Pins: General-Purpose I/O (GPIO) Count, LVDS Pairs <sup>2</sup>						
M164 p	in (8 mm x 8 mm, 0.5 mm pitch)		101,26				
U256 pi	in (14 mm x 14 mm, 0.8 mm pitch)	176, 65	176, 65				
U484 pi	in (19 mm x 19 mm, 0.8 mm pitch)						
E144 pi	n (22 mm x 22mm, 0.5 mm pitch)	88, 22	88, 22				
F484 pi	F484 pin (23 mm x 23 mm, 1.0 mm pitch)						
F780 pi	n (29 mm x 29 mm, 1.0 mm pitch)						

## Notes:

- 1. LE counts valid in comparing across Intel devices, and are conservative versus competing FPGAs.
- 2. This includes both dedicated and emulated LVDS pairs
- 3. All data is correct at the time of printing and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

71, 22 Numbers indicate GPIO count, LVDS pairs.

\_\_\_\_\_ Indicates pin migration path.

## **INTEL MAX 10 FPGA OVERVIEW**

www.intel.com/max10

Intel MAX 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, instant-on, small form factor, programmable logic device.

Intel MAX 10 FPGAs are built on TSMC's 55 nm flash technology, enabling instant-on configuration so you can quickly control the power-up or initialization of other components in the system. The devices also include full-featured FPGA capabilities, such as DSP, analog functionality, Nios II Gen2 embedded soft processor support, and memory controllers.


With a robust set of FPGA capabilities, Intel MAX 10 FPGAs are optimized for a wide range of high-volume, cost-sensitive applications, including:

## **Automotive**



- Built on TSMC's 55 nm high-volume flash process tailored for the automotive industry's rigorous safety and quality requirements
- Integrated flash provides instant-on behavior for applications requiring fast boot times such as rear-view cameras in advanced driver assistance systems (ADAS) and infotainment displays
- FPGA-class signal processing acceleration for electric vehicle (EV) applications, such as motor control, battery management, and power conversion

## **Industrial**



- Reduced footprint, increased design security and reliability, and lower system cost
- Accurate environmental condition sensing and efficient real-time controls for motor control, I/O modules, and Internet of Things (IoT) applications
- Single-chip support for multiple industrial Ethernet protocols and machine-to-machine (M2M) communication

## **Communications**



- Analog functionality for sensing board environment allows integration of power-up sequencing and system-monitoring circuitry in a single device
- High I/O count and software-based system management using the Nios II soft processor enable board management integration in an advanced, reliable, single-chip system controller

## INTEL MAX 10 FPGA FEATURES

View device ordering codes on page 48.

PRODUC	T LINE	10M02	10M04	10M08	10M16	10M25	10M40	10M50
LEs (K)		2	4	8	16	25	40	50
Block me	mory (Kb)	108	189	378	549	675	1,260	1,638
User flash	n memory¹ (KB)	12	16 – 156	32 – 172	32 – 296	32 – 400	64 – 736	64 – 736
18 x 18 m	nultipliers	16	20	24	45	55	125	144
PLLs <sup>2</sup>		1, 2	1, 2	1, 2	1, 4	1, 4	1, 4	1, 4
Internal c	onfiguration	Single	Dual	Dual	Dual	Dual	Dual	Dual
Analog-to-digital converter (ADC), temperature sensing diode (TSD) <sup>3</sup>		-	1, 1	1, 1	1, 1	2, 1	2, 1	2, 1
External memory interface (EMIF)		Yes <sup>4</sup>	Yes <sup>4</sup>	Yes <sup>4</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>	Yes <sup>5</sup>	Yes⁵
Package (	Options and I/O Pins: F	eature Set Opti	ons, GPIO, True I	VDS Transceive	r/Receiver			
V36 (D) <sup>6</sup>	WLCSP (3 mm, 0.4 mm pitch)	C, 27, 3/7	-	-	-	-	-	-
V81 (D) <sup>7</sup>	WLCSP (4 mm, 0.4 mm pitch)	-	-	C/F, 56, 7/17	-	-	-	-
F256 (D)	FBGA (17 mm, 1.0 mm pitch)	-	C/A, 178, 13/54	C/A, 178, 13/54	C/A, 178, 13/54	C/A, 178, 13/54	C/A, 178, 13/54	C/A, 178, 13/54
U324 (D)	UBGA (15 mm, 0.8 mm pitch)	C, 160, 9/47	C/A, 246, 15/81	C/A, 246, 15/81	C/A, 246, 15/81	-	-	-
F484 (D)	FBGA (23 mm, 1.0 mm pitch)	-	-	C/A, 250, 15/83	C/A, 320, 22/116	C/A, 360, 24/136	C/A, 360, 24/136	C/A, 360, 24/136
F672 (D)	FBGA	-	-	-	-	-	C/A, 500, 30/192	C/A, 500, 30/192

C/A, 101, 10/27

C/A, 112, 9/29

C/A, 130, 9/38

C/A, 246, 15/81

C/A, 101, 10/27

C/A, 130, 9/38

C/A, 246, 15/81

C/A, 101, 10/27

C/A, 101, 10/28

C/A, 101, 10/28

## Notes

- 1. Additional user flash may be available, depending on configuration options.
- 2. The number of PLLs available is dependent on the package option.

(27 mm, 1.0 mm pitch)

(22 mm, 0.5 mm pitch) MBGA

(8 mm, 0.5 mm pitch)<sup>8</sup> UBGA

(11 mm, 0.8 mm pitch) UBGA

(15 mm, 0.8 mm pitch)

- 3. Availability of the ADC or TSD varies by package type. Smaller pin-count packages do not have access to the ADC hard IP.
- 4. SRAM only.

E144 (S)6

M153 (S)

U169 (S)

U324 (S)

- 5. SRAM, DDR3 SDRAM, DDR2 SDRAM, or LPDDR2.
- 6. "D" = Dual power supply (1.2 V/2.5 V), "S" = Single power supply (3.3 V or 3.0 V).
- 7. V81 package does not support analog feature set. 10M08 V81 F devices support dual image with RSU.

C, 101, 7/27

C, 112, 9/29

C, 130, 9/38

C, 246, 15/81

- 8. "Easy PCB" utilizes 0.8 mm PCB design rules.
- 9. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

C/A, 101, 10/27

C/A, 112, 9/29

C/A, 130, 9/38

C/A, 246, 15/81

C, 27, 3/7 Indicates feature set options, GPIO count, and LVDS transmitter or receiver count. Feature set options:
C = Compact (single image), F = Flash (dual image with RSU), A = Analog (analog features block).
Each has added premiums.

Indicates pin migration.

## STRATIX V FPGA FEATURES

PRODI	UCT LINE		STR	ATIX V GS FPG	iAs¹			
	Zer Eine	5SGSD3	5SGSD4	5SGSD5	5SGSD6	5SGSD8	5SGXA3	
	LEs (K)	236	360	457	583	695	340	
	ALMs	89,000	135,840	172,600	220,000	262,400	128,300	
Ş	Registers	356,000	543,360	690,400	880,000	1,049,600	513,200	
Resources	M20K memory blocks	688	957	2,014	2,320	2,567	957	
Resc	M20K memory (Mb)	13	19	39	45	50	19	
	MLAB memory (Mb)	2.72	4.15	5.27	6.71	8.01	3.92	
	Variable-precision DSP blocks	600	1,044	1,590	1,775	1,963	256	
	18 x 18 multipliers	1,200	2,088	3,180	3,550	3,926	512	
	Global clock networks	16	16	16	16	16	16	
	Regional clocks	92	92	92	92	92	92	
and	I/O voltage levels supported (V)							
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported	LVTTL, LVCMOS, PCI· PCI-X, HSTL-18 (I and II), HSTL-15 (I and II), HSTL-12 (I and II), Differential						
aximı tectu	LVDS channels, 1.4 Gbps (receive/transmit)	108	174	174	210	210	174	
ks, M. Archi	Transceiver count (14.1 Gbps)	24	36	36	48	48	36	
Cloc	Transceiver count (28.05 Gbps)	-	-	-	_	-	-	
	PCI Express hardened IP blocks (Gen3 x8)	1	1	1	4	4	2	
	Memory devices supported							
Packag	ge Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Vol	ltage I/O Count	, LVDS Pairs, aı	nd Transceiver	Count			
F780 p	oin n, 1.0 mm pitch)	360, 90, 12³	360, 90, 12³	-	-	-	360, 90, 12³	
F1152 (35 mn	pin n, 1.0 mm pitch)	432, 108, 24	432, 108, 24	552, 138, 24	-	-	432, 108, 24	
F1152	F1152 pin (35 mm, 1.0 mm pitch)		-	-	-	-	432, 108, 36	
	F1517 pin (40 mm, 1.0 mm pitch)		696, 174, 36	696, 174, 36	696, 174 ,36	696, 174, 36	696, 174, 36	
F1517 pin (40 mm, 1.0 mm pitch)		-	-	-	-	-	-	
F1760 (42.5 m	pin nm, 1.0 mm pitch)	-	-	-	-	-	-	
F1932 (45 mn	pin n, 1.0 mm pitch)	-	-	-	840,210,48	840,210,48	_	

## Notes

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.
- 2. 3.3 V compliant, requires a 3.0 V power supply.
- 3. Hybrid package (flip chip) FBGA: 33 x 33 (mm) 1.0-mm pitch.
- 4. Hybrid package (flip chip) FBGA: 45 x 45 (mm) 1.0-mm pitch.
- 5.  $\boxed{360, 90, 12}$  Numbers indicate GPIO count, LVDS count, and transceiver count.
- 6. Pin migration (same V<sub>cc</sub>, GND, ISP, and input pins). User I/O pins may be less than labelled for pin migration.
- 7. Stratix series devices are offered for commercial and industrial temperatures and RoHS-compliant packages. Stratix IV GT devices are only offered for industrial temperatures (0 °C to 100 °C).

## ARRIA V FPGA AND Soc FEATURES

	DUCT LINE		ARRIA V GX FPGAs <sup>1</sup>							
PRC	DDUCT LINE	5AGXA1	5AGXA3	5AGXA5	5AGXA7	5AGXB1	5AGXB3	5AGXB5	5AGXB7	5AGTC3
	LEs (K)	75	156	190	242	300	362	420	504	156
	ALMs	28,302	58,900	71,698	91,680	113,208	136,880	158,491	190,240	58,900
	Registers	113,208	235,600	286,792	366,720	452,832	547,520	633,964	760,960	235,600
S	M10K memory blocks	800	1,051	1,180	1,366	1,510	1,726	2,054	2,414	1,051
JLCE	M20K memory blocks	_	_	-	_	-	_	-	_	_
Resources	M10K memory (Kb)	8,000	10,510	11,800	13,660	15,100	17,260	20,540	24,140	10,510
R	M20K memory (Kb)	-	_	-	_	_	_	-	-	-
	MLAB memory (Kb)	463	961	1,173	1,448	1,852	2,098	2,532	2,906	961
	Variable-precision DSP blocks	240	396	600	800	920	1,045	1,092	1,156	396
	18 x 18 multipliers	480	792	1,200	1,600	1,840	2,090	2,184	2,312	792
	Processor cores (Arm Cortex-A9)	_	_	_	_	_	_	_	_	_
	Maximum CPU clock frequency (GHz)	_	_	_	_	_	_	_	_	_
(O	Global clock networks	16	16	16	16	16	16	16	16	16
ure	PLLs <sup>3</sup> (FPGA)	10	10	12	12	12	12	16	16	10
eatı	PLLs (HPS)	_	_	_	_	_	_	_	_	_
al F	I/O voltage levels supported (V)									
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported			LVTTL, LVCI	MOS, PCI, PCI	I-X, LVDS, mir			TL-18 (1 and TL-2 (I and II)	
Arc	LVDS channels (receiver/transmitter)	80/67	80/67	136/120	136/120	176,160	176,160	176,160	176,160	80/70
nd,	Transceiver count (6.5536 Gbps)	9	9	24	24	24	24	36	36	3
s, a	Transceiver count (10.3125 Gbps) <sup>5</sup>	_	_	_	_	_	_	_	_	4
Pin	Transceiver count (12.5 Gbps)	_	_	_	_	_	_	_	_	_
m I/0	PCI Express hardened IP blocks (Gen2 x4)	1	1	2	2	2	2	2	2	1
laximu	PCI Express hardened IP blocks (Gen2 x8, Gen3)	-	_	-	_	-	_	-	_	-
Σ,	GPIOs (FPGA)	-	-	-	-	-	-	-	-	-
ock	GPIOs (HPS)	-	-	-	-	-	-	-	-	-
$\ddot{\Box}$	Hard memory controllers <sup>6</sup> (FPGA)	2	2	4	4	4	4	4	4	2
	Hard memory controllers (HPS)	-	_	-	_	-	_	-	-	-
	Memory devices supported									
Pacl	kage Options and I/O Pins: GPIO Count,	High-Voltage	e I/O Count, L	VDS Pairs, a	nd Transceive	er Count				
F67	2 pin	336	336	336	336	-	_	-	_	336
	mm, 1.0 mm pitch)	9,0	9,0	9,0	9,0					3,4
	00 pin mm, 1.0 mm pitch)	_	_	-	_	-	_	-	_	-
	6 pin mm, 1.0 mm pitch)	416 9,0	416 9,0	384 18,0	384 18,0	384 18,0	384 18,0	-	_	416 3,4
	6 pin mm, 1.0 mm pitch)	320 9,0	320 9,0	320 9,0	320 9,0	320 9,0	_	-	-	320 3,4
	52 pin mm, 1.0 mm pitch)	-	-	544 24,0	544 24,0	544 24,0	544 24,0	544 24,0	544 24,0	-
	17 pin mm, 1.0 mm pitch)	-	-	-	-	704 24,0	704 24,0	704 36,0	704 36,0	-

## Notes

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.
- 2. 1.15 V operation.
- 3. The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.
- 4. For Arria V GZ devices, the I/O voltage of 3.3 V compliant, requires a 3.0 V power supply.
- 5. One pair of 10 Gbps transceiver channels can be configured as three 6 Gbps transceiver channels.
- 6. With 16 and 32 bit ECC support.
- 7. These memory interfaces are not available as Intel FPGA IP.
- 8. This memory interface is only available for Arria V GZ devices.

DDODUCT LINE

## **CYCLONE V FPGA FEATURES**

	PRODUCT LINE								
		5CEA2	5CEA4	5CEA5	5CEA7	5CEA9			
	LEs (K)	25	49	77	149.5	301			
	ALMs	9,434	18,480	29,080	56,480	113,560			
S	Registers	37,736	73,920	116,320	225,920	454,240			
Resources	M10K memory blocks	176	308	446	686	1,220			
105	M10K memory (Kb)	1,760	3,080	4,460	6,860	12,200			
8	MLAB memory (Kb)	196	303	424	836	1,717			
	Variable-precision DSP blocks	25	66	150	156	342			
	18 x 18 multipliers	50	132	300	312	684			
	Global clock networks	16	16	16	16	16			
	PLLs <sup>2</sup> (FPGA)	4	4	6	7	8			
s, and	I/O voltage levels supported (V)								
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported		LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, Differential SSTL-18 (I and II), Differential SSTL-15 (I and II), Differential SSTL-2						
ral	LVDS channels (receiver/transmitter)	56/56	56/56	60/60	120/120	120/120			
ks, Maximum Architectural	Transceiver count (3.125 Gbps)	_	_	-	-	-			
May	Transceiver count (6.144 Gbps) <sup>3</sup>	-	-	-	_	-			
ks, l Arcl	PCI Express hardened IP blocks (Gen1) <sup>5</sup>	-	-	-	_	-			
locl.	PCI Express hardened IP blocks (Gen2)	_	-	-	_	-			
O	Hard memory controllers <sup>6</sup> (FPGA)	1	1	2	2	2			
	Memory devices supported								
Dacks	ge Options and I/O Pins: GPIO Count, High-Voltage	I/O Count IVDS Dair	s and Transcoiver Co	unt.					
- acka	ge options and 1/0 Fins. Grio Count, High-voltage i	I/O Court, EVD3 Fair	s, and manscerver co	,unc					
M301 (11 m	pin m, 0.5 mm pitch)								
M383	nin	223	223	175					
	m, 0.5 mm pitch)		-						
N4404					240				
M484	pın m, 0.5 mm pitch)				240				
(13111	in, 0.5 min piterij	476	470						
U324		176	176						
(15 m	m, 0.8 mm pitch)	-	-						
U484	pin	224	224	224	240	240			
	m, 0.8 mm pitch)								
F2F6		128	128						
F256 (17 m	m, 1.0 mm pitch)	_	_						
		22.4	22.4	2.40	2.40	22.4			
F484 (23 m	pin m, 1.0 mm pitch)	224	224	240	240	224			
		-			336	336			
F672	pın m, 1.0 mm pitch)				_				
(4/111	in, 1.0 min piterij					-			
F896					480	480			
(31 m	m, 1.0 mm pitch)				-	-			
F1152 (35 m	2 pin m, 1.0 mm pitch)								

CYCLONE V E FPGAS<sup>1</sup>

## Notes

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.
- 2. The PLL count includes general-purpose fractional PLLs and transceiver fractional PLLs.
- 3. Automotive grade Cyclone V GT FPGAs include a 5 Gbps transceiver.
- 4. Transceiver counts shown are for ≤ 5 Gbps. The 6 Gbps channel count support depends on package and channel usage. Refer to Cyclone V Device Handbook Volume 2: Transceivers for guidelines.
- 5. Only one PCIe hard IP block supported in M301, M484, and U324 packages.
- 6. Includes 16 and 32 bit error correction code ECC support.

## **CYCLONE V Soc FEATURES**

יםר	DDUCT LINE		CYCLONE '	V SE SoCs <sup>1</sup>			
KU	DUCT LINE	5CSEA2	5CSEA4	5CSEA5	5CSEA6		
	LEs (K)	25	40	85	110		
	ALMs	9,434	15,094	32,075	41,509		
(O	Registers	37,736	60,376	128,300	166,036		
Resources	M10K memory blocks	140	270	397	557		
esor	M10K memory (Kb)	1,400	2,700	3,970	5,570		
Y	MLAB memory (Kb)	138	231	480	621		
	Variable-precision DSP blocks	36	84	87	112		
_	18 x 18 multipliers	72	168	174	224		
_	Processor cores (Arm Cortex-A9)	Single or dual	Single or dual	Single or dual	Single or dual		
	Maximum CPU clock frequency (MHz)	925	925	925	925		
-	Global clock networks	16	16	16	16		
n S	PLLs <sup>2</sup> (FPGA)	5	5	6	6		
eatur	PLLs (HPS)	3	3	3	3		
ומו ב	I/O voltage levels supported (V)						
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported	Dif	L\ ferential SSTL-18 (I and I	VTTL, LVCMOS, PCI, PCI-X II), Differential SSTL-15 (I a	ζ, LVDS, mini-LVDS, RS and II), Differential SS		
. Arcı	LVDS channels (receiver/transmitter)	37/32	37/32	72/72	72/72		
, and	Transceiver count (3.125 Gbps)	-	-	-	-		
, PIns	Transceiver count (6.144 Gbps)	-	-	-	-		
n   	PCI Express hardened IP blocks (Gen1)	-	-	-	-		
ximur	PCI Express hardened IP blocks (Gen2)	-	-	-	-		
s, Ma	GPIOs (FPGA)	145	145	288	288		
lock	GPIOs (HPS)	181	181	181	181		
O	Hard memory controllers <sup>5</sup> (FPGA)	1	1	1	1		
	Hard memory controllers <sup>5</sup> (HPS)	1	1	1	1		
	Memory devices supported		1				

Package Options and I/O Pins: General-Purpose I/O (GPIO) Count, High-Voltage I/O Count, LVDS Pairs, and Transceiver Count

U484 pin	66, 151	66, 151	66, 151	66, 151
(19 mm, 0.8 mm pitch)	0	0	0	0
U672 pin	145, 181	145, 181	145, 181	145, 181
(23 mm, 0.8 mm pitch)	0	0	0	0
F896 pin (31 mm, 1.0 mm pitch			288, 181 0	288, 181 0

## Notes:

- 1. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.
- ${\it 2.}\ {\it The\ PLL}\ count\ includes\ general-purpose\ fractional\ PLLs\ and\ transceiver\ fractional\ PLLs.$
- Transceiver counts shown are for ≤ 5 Gbps. The 6 Gbps channel count support depends on package and channel usage.
   Refer to Cyclone V Device Handbook Volume 2: Transceivers for guidelines.
- 4. One PCI Express hard IP block in U672 package.
- 5. With 16 and 32 bit ECC support.

## **CYCLONE IV FPGA FEATURES**

DRC	DDUCT LINE	CYCLONE IV GX FPGAS <sup>1</sup>								
PRC	DOCT LINE	EP4CGX15	EP4CGX22	EP4CGX30	EP4CGX50	EP4CGX75	EP4CGX110			
Ş	LEs (K)	14	21	29	50	74	109			
Resources	M9K memory blocks	60	84	120	278	462	666			
(eso	Embedded memory (Kb)	540	756	1,080	2,502	4,158	5,490			
	18 x 18 multipliers	0	40	80	140	198	280			
tures	Global clock networks	20	20	20	30	30	30			
al Fea	PLLs	3	4	4	8	8	8			
ectura	I/O voltage levels supported (V)									
Clocks, Maximum I/O Pins, and Architectural Features	I/O standards supported	LVTTL, LVCMOS, PCI, PCI-X, LVDS, mini-LVDS, RSDS, LVPECL, SSTL-18 Differential SSTL-15 (I and II), Differential SSTL-2								
ins, ar	Emulated LVDS channels	9	40	40	73	73	139			
n I/0 P	LVDS channels, 840 Mbps (receive/transmit)	7/7	14/14	14/14	49/49	49/49	59/59			
ximur	Transceiver count <sup>2</sup> (2.5 Gbps/3.124 Gbps)	2/0	2, 0 / 4, 0	4, 0 / 0, 4 <sup>3</sup>	0, 8	0, 8	0, 8			
s, Ma	PCI Express hardened IP blocks (Base specification, Rev 1.1, 2.0, and so on)	1	1	1	1	1	1			
Clock	Memory devices supported									
Pacl	kage Options and I/O Pins: General-Purpose I/O (G	GPIO) Count and Tr	ansceiver Count							
	4 pin⁴ mm, 0.5 mm pitch)	-	-	-	-	-	-			
416	64 pin nm, 0.5 mm pitch)	-	-	-	-	-	-			
M25	56 pin nm, 0.5 mm pitch)	-	-	-	-	-	-			
J25	66 pin mm, 0.8 mm pitch)	-	-	-	-	-	-			
J48	34 pin mm, 0.8 mm pitch)	-	-	-	-	-	-			
	9 pin mm, 1.0 mm pitch)	72 2	72 2	72 2	-	-	-			
	6 pin mm, 1.0 mm pitch)	-	-	-	-	-	-			
	4 pin mm, 1.0 mm pitch)	-	150 4	150 4	-	-	-			
	4 pin mm, 1.0 mm pitch)			290 4	290 4	290 4	270 4			
	2 pin mm, 1.0 mm pitch)	-	-	-	310 8	310 8	393 8			
	0 pin mm, 1.0 mm pitch)	-	-	-	-	-	-			
	6 pin mm, 1.0 mm pitch)	-	-	-	-	-	475 8			

Intel FPGA Product Catalog

## Notes

40

<sup>1.</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

<sup>2.</sup> Transceiver performance varies by product line and package offering.

<sup>3.</sup> EP4CGX30 supports 3.125 Gbps transceivers only in F484 package option.

<sup>4.</sup> Enhanced thin quad flat pack (EQFP).

## MAX V CPLD FEATURES

	PRODUCT LINE			
		5M40Z	5M80Z	5M160
S	LEs	40	80	160
rce	Equivalent macrocells <sup>2</sup>	32	64	128
Resources	Pin-to-pin delay (ns)	7.5	7.5	7.5
Res	User flash memory (Kb)	8	8	8
	Logic convertible to memory <sup>3</sup>	Yes	Yes	Yes
	Internal oscillator	✓	✓	✓
	Digital PLLs <sup>4</sup>	✓	✓	✓
res	Fast power-on reset	✓	✓	✓
atn	Boundary-scan JTAG	✓	✓	✓
Fe	JTAG ISP	✓	✓	✓
ıral	Fast input registers	✓	✓	✓
Sct	Programmable register power-up	✓	✓	✓
hite	JTAG translator	✓	✓	✓
Arc	Real-time ISP	✓	✓	✓
nd	MultiVolt I/Os (V)			1.2, 1.5, 1.8,
s, a	I/O power banks	2	2	2
i	Maximum output enables	54	54	79
0	LVTTL/LVCMOS	✓	✓	✓
E	LVDS outputs	✓	✓	✓
mu	32 bit, 66 MHz PCI compliant	_	_	_
.= +	Schmitt triggers	✓	✓	✓
Σ	Programmable slew rate	✓	✓	✓
CKs	Programmable pull-up resistors	✓	✓	✓
Clo	Programmable GND pins	✓	✓	✓
- 1	Open-drain outputs	✓	✓	✓
	Bus hold	✓	✓	✓
Pack	age Options and I/O Pins <sup>6</sup>			
64		54	54	54
	m, 0.4 mm pitch)			•
	D pin <sup>7</sup>	_	79	79
	nm, 0.5 mm pitch)		<u>-</u>	
	4 pin <sup>7</sup>	_	_	_
	nm, 0.5 mm pitch)			
164		30	30	-
4.5 ı	mm, 0.5 mm pitch)	<u> </u>		
168	pin	-	52	52
	m, 0.5 mm pitch)		•	
	0 pin	-	-	79
	m, 0.5 mm pitch)			
	4 pin	-	_	-
	m, 0.5 mm pitch)			
	6 pin	_	_	-
	nm, 0.5 mm pitch)			
	6 pin nm, 0.8 mm pitch)	_	-	_
	nm, o.8 mm pitch) ) pin			
	nm, 1.0 mm pitch)	_	_	_
	5 pin	_	_	
	nm, 1.0 mm pitch)		_	_
	pin	_	_	
264	nm, 1.0 mm pitch)			

## Notes

7. Thin quad flat pack (TQFP).

<sup>1.</sup> All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.intel.com/fpga.

<sup>2.</sup> Typical equivalent macrocells.

Unused LEs can be converted to memory. The total number of available LE RAM bits depends on the memory mode, depth, and width configurations of the instantiated memory.

<sup>4.</sup> Optional IP core

<sup>5.</sup> An external resistor must be used for 5.0 V tolerance.

For temperature grades of specific packages (commercial, industrial, or extended temperatures), refer to Intel's online selector guide.

## CONFIGURATION DEVICES

View device ordering codes on page 52.

www.intel.com/fpgaconfiguration

The following information is an overview of our configuration devices. To determine the right configuration device for your FPGA, refer to the device datasheets and pin-out files available on the Documentation: Configuration Devices page.

Intel FPGA serial configuration devices store the configuration file for our SRAM-based FPGAs. We designed our serial configuration devices to minimize board space while providing a dedicated FPGA configuration solution. Serial configuration devices are recommended for new designs. For information on additional configuration devices supporting older products, refer to the device datasheets and pin-out files, available on the Documentation: Configuration Devices page.

## EPCQ-A SERIAL CONFIGURATION DEVICES FOR 28 NM AND PRIOR FPGAs (3.0-3.3 V)

	SOIC			
	8 pin 4.9 x 6.0 (mm)		16 pin 10.3 x 10.3 (mm)	
EPCQ4A	4			
EPCQ16A	16			
EPCQ32A	32			
EPCQ64A			64	
EPCQ128A			128	

## TRANSCEIVER TECHNOLOGY

www.intel.com/transceiverprotocols


Intel FPGAs with integrated transceivers offer a range of data rates to suit all applications from 600 Mbps to 30 Gbps non-return-to-zero (NRZ) and up to 58 Gbps PAM4 Gbps.

For a list of supported transceiver protocols, visit www.intel.com/transceiverprotocols.


To learn more about Intel transceivers, visit the Transceivers page.

## **ORDERING CODES**


## Ordering Information for Intel Agilex (F and I) Series



## Ordering Information for Intel Stratix 10 (GX, SX, TX) Devices




16: 1,650K logic elements




## Ordering Information for Intel Stratix 10 (MX) Devices

## Ordering Information for Intel Stratix 10 (DX) Devices


55: 2,912pins, 55x55 mm




## Ordering Information for Intel Arria 10 (GX, SX, GT) Devices




## **Ordering Information for Intel Cyclone 10 Devices**




## **Ordering Information for Intel MAX 10 Devices**




## Ordering Information for Stratix V (GX, GS, E) Devices




### Ordering Information for Arria V (GT, GX, GZ) Devices




### Ordering Information for Arria V (SX, ST) SoCs




### Ordering Information for Cyclone V (E, GX, GT) Devices




### Ordering Information for Cyclone V (SE, SX, ST) SoCs




### **Ordering Information for Cyclone IV GX Devices**




### Ordering Information for Cyclone IV E SoCs



### **Ordering Information for MAX V Devices**



### **Ordering Information for Serial Configuration Devices**



## INTEL ENPIRION POWER SOLUTIONS


www.intel.com/enpirion

## Intel<sup>®</sup> Enpirion<sup>®</sup>


**Power Solutions** 

Intel Enpirion Power Solutions provide high-efficiency power management ideal for FPGAs, SoCs, and a wide range of devices. These robust, easy-to-use products meet your most stringent power requirements—all in a small footprint.

Intel Enpirion power system-on-chip (PowerSoC) products combine advanced technologies—such as high-frequency silicon design, digital communication and control, magnetics, and packaging—into a turnkey product. Unlike discrete power products, PowerSoCs give designers complete power systems that are fully simulated, characterized, and production qualified.



### **Powering Your Innovation with Intel Enpirion Power Solutions**



### **Key Intellectual Property**

- High-frequency power conversion
- · Innovative magnetics engineering
- Advanced power packaging and construction
- · Digital communication and control
- Complete and validated DC-DC step-down converter system design

### Meeting Your Toughest Power Challenges

- Maximize performance
- Reduce system power consumption
- · Increase power density
- Accelerate time to revenue

### INTEL ENPIRION POWERSOC SOLUTIONS

Maximize Power Density and Performance with Intel Enpirion PowerSoC DC-DC Step-Down Converters

Intel Enpirion PowerSoC Solutions integrate all the key elements of a DC-DC step-down converter in one easy-to-use package that provides:

### **High Power Density and Small Footprint**

Greatly reduce the amount of PCB space required for your power supply while achieving up to 56 W/cm<sup>2</sup>.

### **High Efficiency and Thermal Performance**


Optimized with up to 96 percent efficiency with industrial-grade and automotive-grade options available.  $^{\dagger}$ 

### **Low Component Count and Higher Reliability**


Designed and manufacturing-tested as a complete power system to deliver longer mean time between failures (MTBF) reliability.

### **Ease of Design and Fast Time to Market**

Fully validated, turnkey designs that require over 40 percent less design time than discrete power solutions<sup>†</sup>.




### **Excellent AC+DC Noise Performance**




<10 mV<sub>P-P</sub> ripple and ≤2% accuracy for most devices<sup>†</sup>, 5 V input, 3.3 V output, 500 MHz bandwidth

### **Fast Transient Response**




Reduce large, expensive bulk capacitance, <16 mV deviation, 5 V input, 3.3 V output<sup>†</sup>

### **Excellent EMI Performance**



### Designed and Validated as a Complete Power



Highly integrated and achieves >80,000 year mean time between failures (MTBF) reliability<sup>†</sup>

### **FEATURED POWER PRODUCTS**

POWERSOCS UP TO 6.6V INPUT   PRESENTING   PROPERTY	PART NUMBER	MAX I <sub>our</sub> (A)	V <sub>IN</sub> RANGE (V)	V <sub>our</sub> RANGE (V)	SWITCHING FREQUENCY (MHZ)	PACKAGE (PINS)		ACKAG ZE (M		SOLUTION SIZE (MM²)(1)	DIGITAL V <sub>OUT</sub> SET (VID OR PMBus)	POWER GOOD / POK FLAG	PROGRAMMABLE SOFT-START	PRECISION ENABLE	INPUT SYNCHRONIZATION	OUTPUT SYNCHRONIZATION	PARALLEL CAPABILITY	PROGRAMMABLE FREQUENCY	LIGHT LOAD MODE	AUTOMOTIVE-GRADE AVAILABLE
Principal Principal   Principal Principal   Principal Principal Principal Principal Principal   Principal Principa	POWERSOC	S UP	TO 6.6V I	NPUT																
PPS37/RLIP*   0.6	EP5348UI	0.4	2.5 – 5.5	0.6 -V <sub>IN</sub> <sup>(2)</sup>	9.0	uQFN14	2.0	1.75	0.9	21										
EP\$3680  0	EP5357/8HUI <sup>(3)</sup>	0.6	2.4 – 5.5	1.8 – 3.3	5.0	QFN16	2.5	2.25	1.1	14	٠								•	•
EPS388Q  0	EP5357/8LUI <sup>(3)</sup>	0.6	2.4 – 5.5	0.6 – V <sub>IN</sub> <sup>(2)</sup>	5.0	QFN16	2.5	2.25	1.1	14	•								•	•
EPS3A7/BHQP*** 1.0	EP5368QI	0.6	2.4 – 5.5	0.6 - V <sub>IN</sub> <sup>(2)</sup>	4.0	QFN16	3.0	3.0	1.1	21	٠									
EPS3A7/BLQIP® 1.0	EP5388QI	0.8	2.4 – 5.5	0.6 - V <sub>IN</sub> (2)	4.0	QFN16	3.0	3.0	1.1	28	•									
EN531QI 1.0 2.4 - 6.6 0.6 - V <sub>N</sub> (2) 4.0 QFN20 4.0 5.0 1.1 36 • • • • • • • • • • • • • • • • • •	EP53A7/8HQI <sup>(3)</sup>	1.0	2.4 – 5.5	1.8 – 3.3	5.0	QFN16	3.0	3.0	1.1	21	•								•	•
EN6310QI 1.0 2.7 - 5.5 0.6 - 3.3 2.2 QFN30 4.0 5.0 1.85 65	EP53A7/8LQI <sup>(3)</sup>	1.0	2.4 – 5.5	$0.6 - V_{IN}^{(2)}$	5.0	QFN16	3.0	3.0	1.1	21	•								•	•
EP53F8QI 1.5 2.4 - 5.5 0.6 - V <sub>N</sub> /P 4.0 QFN16 3.0 3.0 1.1 40 • • • • • • • • • • • • • • • • • •	EN5311QI	1.0	2.4 – 6.6	0.6 - V <sub>IN</sub> <sup>(2)</sup>	4.0	QFN20	4.0	5.0	1.1	36										
EN5319QI 1.5   2.0   2.4 - 5.5   0.6 - V <sub>M</sub> <sup>(2)</sup>   3.2   QFN24   4.0   6.0   1.1   50   55	EN6310QI	1.0	2.7 – 5.5	0.6 – 3.3	2.2	QFN30	4.0	5.0	1.85	65		•	•							•
EN5339Q    2.0   2.4 - 5.5   0.6 - V <sub>N</sub>   <sup>(2)</sup>   3.2   QFN24   4.0   6.0   1.1   50   55   50   1.1   50   55   50   50   50   50   50   5	EP53F8QI	1.5	2.4 – 5.5	0.6 - V <sub>IN</sub> (2)	4.0	QFN16	3.0	3.0	1.1	40		٠								
EN5329Q  2.0   2.4 - 5.5   0.6 - V <sub>N</sub> P    3.2   QFN24   4.0   6.0   1.1   55   55	EN5319QI	1.5																		
EN5332QI 2.0 2.4 - 5.5 0.6 - V <sub>m</sub> (2) 4.0 QFN24 4.0 6.0 1.1 58 · · · · · · · · · · · · · · · · · ·	EN5329QI	2.0	2.4 – 5.5	0.6 - V <sub>IN</sub> <sup>(2)</sup>	3.2	QFN24	4.0	6.0	1.1	50										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		3.0								55										
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN5322QI	2.0	2.4 – 5.5	0.6 – V <sub>IN</sub> (2)	4.0	QFN24	4.0	6.0	1.1	58		•								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN5335/6QI <sup>(4)</sup>	3.0	2.4 – 6.6	0.75 - 3.3/V <sub>IN</sub> <sup>(2)</sup>	5.0	QFN44	7.5	10.0	1.85	157		٠								
$\frac{1.9}{\frac{1}{1000000}} = \frac{1.9}{\frac{1}{10000000}} = \frac{1.9}{\frac{1}{100000000}} = \frac{1.9}{\frac{1}{100000000000000000000000000000000$	EN5337QI	3.0	2.4 – 5.5	0.75 – V <sub>IN</sub> <sup>(2)</sup>	5.0	QFN38	4.0	7.0	1.85	75		•			•					
$ \frac{1}{10000000000000000000000000000000000$	EN6338QI	3.0	2.7 – 6.6	0.75 – V <sub>IN</sub> <sup>(2)</sup>	1.9	LGA19	3.75	3.75	1.9	45		•			•					
$\frac{1}{12-1.7} = \frac{1}{12-1.7} = \frac{1}$	EN6337QI	3.0			1.9															
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	EN6347QI	4.0	2.5 – 6.6	0.75 – V <sub>IN</sub> <sup>(2)</sup>	3.0	QFN38	4.0	7.0	1.85	75		•	•		•				•	•
EN5365/6Q  <sup>[4]</sup> 6.0 2.4 - 5.5 0.75 - 3.3/V <sub>N</sub> <sup>[2]</sup> 5.0 QFN58 10.0 12.0 1.85 229 • • • • • • • • • • • • • • • • • •	EN6340QI	4.0							П											
$\frac{\text{EN5367QI}}{\text{EN5367QI}} = \frac{6.0}{6.0} = \frac{2.5 - 5.5}{0.75 - V_{\text{Bl}}^{(2)}} = \frac{4.0}{4.0} = \frac{\text{QFN54}}{0.9 - 1.5} = \frac{5.5}{10.0} = \frac{10.0}{3.0} = \frac{160}{1.2 - 1.7} = \frac{10.0}{1.2 - 1.7} = 1$	EN6363QI	6.0	2.7 - 6.6	$0.6 - V_{IN}^{(2)}$	2.0	QFN34	4.0	6.0	2.5	60		•	•	٠						
EN6362QI 6.0	EN5365/6QI <sup>(4)</sup>	6.0	2.4 – 5.5	0.75 - 3.3/V <sub>IN</sub> <sup>(2)</sup>	5.0	QFN58	10.0	12.0	1.85	229		•					•			
EN6382QI 8.0 2FN56 8.0 8.0 3.0 160 • • • • •	EN5367QI	6.0	2.5 – 5.5	0.75 – V <sub>IN</sub> <sup>(2)</sup>	4.0	QFN54	5.5	10.0	3.0	160		•			•		•			
	EN6362QI	6.0			0.9 – 1.5				П											
	EN6382QI	8.0	3.0 – 6.5	$0.6 - V_{IN}^{(2)}$	1.2 – 1.7	QFN56	8.0	8.0	3.0	160		•	٠	•				•		
EN5364QI 6.0 160	EN5364QI	6.0								160										
EN5364QI 6.0 2.4 - 6.6 0.6 - V <sub>IN</sub> (2) 4.0 QFN68 8.0 11.0 1.85 190	EN5394QI	9.0	2.4 – 6.6	0.6 - V <sub>IN</sub> <sup>(2)</sup>	4.0	QFN68	8.0	11.0	1.85	190		•	•	٠	•	٠	•			
EN6360QI 8.0 2.5 - 6.6 0.6 - V <sub>N</sub> <sup>(2)</sup> 0.9 - 1.5 QFN68 8.0 11.0 3.0 190 • • • • • •	EN6360QI	8.0	2.5 – 6.6	0.6 – V <sub>IN</sub> <sup>(2)</sup>	0.9 – 1.5	QFN68	8.0	11.0	3.0	190					•	•				
EN5395/6QI <sup>(4)</sup> 9.0 2.4 – 5.5 0.75 – 3.3/V <sub>N</sub> <sup>(2)</sup> 5.0 QFN58 10.0 12.0 1.85 277 • • • •	EN5395/6QI <sup>(4)</sup>	9.0	2.4 – 5.5		5.0		10.0			277							•			
EN63A0QI 12.0 2.5 - 6.6 0.6 - V <sub>N</sub> <sup>(2)</sup> 0.9 - 1.5 QFN76 10.0 11.0 3.0 225 • • • • • •	-	12.0			0.9 – 1.5		10.0					•			•	•	•			•

### **FEATURED POWER PRODUCTS**

PART NUMBER	MAX I <sub>our</sub> (A)	V <sub>IN</sub> RANGE (V)	V <sub>our</sub> RANGE (V)	SWITCHING FREQUENCY (MHZ)	PKG (PINS)	P L	KG SIZ (MM)	ZE H	SOLUTION SIZE (MM²)(1)	V <sub>OUT</sub> SET: VOLTAGE ID (VID)	POWER GOOD / POK FLAG	PROGRAMMABLE SOFT-START	PRECISION ENABLE	INPUT SYNCHRONIZATION	OUTPUT SYNCHRONIZATION	PARALLEL CAPABILITY	PROGRAMMABLE FREQUENCY	LIGHT LOAD MODE	PMBUS
POWERSOC	S UP 1	ΓΟ 12V I	NPUT																
EN2342QI	4.0	4.5 – 14.0	0.75 – 5.0	0.9 – 1.8	QFN68	8.0	11.0	3.0	200		٠	•		•	•		•		
EN29A0QI	10.0	9.0 – 16.0	0.75 – 3.3	0.45 – 2.0	QFN84	12.0	14.0	4.0	450		•	•	۰	•	•		٠		
EM2030xQI EM2040xQI	30.0 40.0	4.5 – 16.0	0.5 – 1.3	0.8	QFN100	11.0	17.0	6.8	360		٠	•							
EM2120xQI	20.0		0.7 – 5.0	0.8 or 1.33						PMBus									
EM2130xQI	30.0	4.5 – 16.0	0.7 – 3.6	0.0 01 1.33	QFN100	11.0	17.0	6.8	360	or RV Set	•	VTRACK or PMBus							•
EM2140xQI	40.0		0.5 – 1.325	0.8						Set									
EM2260xQI EM2280xQI	80.0	4.5 – 16.0	0.5 – 1.3	0.8	QFN152	18.0	23.0	5.0 6.8	650	PMBus or RV Set	•	VTRACK or PMBus			•				•
MULTI-OUT	MULTI-OUTPUT POWERSOCS																		
	1.5	2.7 – 6.6	0.6 – V <sub>IN</sub> <sup>(2)</sup>								•		•						
EZ6301QI	0.3	1.6 – 5.5	0.9 - V <sub>IN</sub> <sup>(2)</sup>	2.5	QFN40	4.0	7.0	1.85	120		•		•						
	0.3	1.6 – 5.5	0.9 - V <sub>IN</sub> <sup>(2)</sup>								•		•						
Footprint Compatible	2.2	2.7 - 3.6	0.6 – V <sub>IN</sub> (2)								•		•						
EZ6303QI	0.3	1.6 – 5.5	0.9 – V <sub>IN</sub> (2)	2.5	QFN40	4.0	7.0	1.85	120		•		•						
	0.3	1.6 – 5.5	0.9 - V <sub>IN</sub> (2)								•		•						
BUS CONVE	RTERS	5																	
EC2650QI	6.0	8.0-13.2	4-V <sub>IN</sub> <sup>(2)</sup>	0.1	QFN36	5.5	5.5	0.9	150		•				•	•	•		
MULTI-PHA	SE CO	NTROLL	ERS + POWE	R STAGE															
					QFN40	5.0	6.0	0.9		PMBus									
ED8401 + 2xET6160	100(5)	4.5 – 16.0	0.5 – 1.3	0.5	LGA	5.0	5.0	0.7	1800	or RV	•	VTRACK or PMBus		•	•				•
					QFN40	5.0	6.0	0.9		Set PMBus									
ED8401 + 3xET6160	150(5)	4.5 – 16.0	0.5 – 1.3	0.5	LGA		5.0	0.9	2300	or RV	•	VTRACK or PMBus		•	•				•
						5.0		_		Set									
ED8401 + 4xET6160	200(5)	4.5 – 16.0	0.5 – 1.3	0.5	QFN40	5.0	6.0	0.9	2900	PMBus or RV	•	VTRACK or PMBus			•				•
	NUT D	ECUL AT	one (Lnoe)		LGA	5.0	5.0	0.7		Set		OF FINDUS							
LOW DROPO																			
EY1602SI-ADJ		6.0 – 40.0	2.5 – 12.0		SOIC8	6.2	5.0	1.68	~45										
DC-DC REGI	JLATC	RS	1																
ER3105DI	0.5	3.0 – 36.0	0.6 – 34.0	0.3 – 2.0	DFN12	4.0	3.0	1.0	~160		•	•		•			•	•	
ER2120QI	2.0	5.0 – 14.0	0.6 – 5.0	0.5 – 1.2	QFN24	4.0	4.0	0.9	~165		•	•		٠			•		
ER6230QI	3.0	2.7 – 6.6	0.75 – V <sub>IN</sub> <sup>(2)</sup>	1.9	QFN24	4.0	4.0	0.85	85		٠	٠		٠			•	•	
HIGH EFFICI	ENCY	DDR ME	MORY TERM	INATION	(VTT)														
EV1320QI	2.0	0.95 – 1.8	0.5 – 0.9	0.625	QFN16	3.3	3.3	0.9	40		•	•				•			
EV1340QI	5.0	1.0 – 1.8	0.6 – 0.9	1.5	QFN54	5.5	10.0	3.0	125		•	•							
EV1380QI	8.0	1.2 - 1.65	0.6 – 0.825	1.25 – 1.75	QFN68	8.0	11.0	3.0	200		•	•		•	•	•	•		

### Notes:

- Size estimate for example single-sided PCB including all suggested external components. Smaller size may be possible with double-sided PCB design.
- 2. Maximum  $V_{\text{OUT}} = V_{\text{IN}} V_{\text{DROPOUT}}$ , where  $V_{\text{DROPOUT}} = R_{\text{DROPOUT}} \times Load$  Current. Reference device datasheet to calculate  $V_{\text{DROPOUT}}$ .
- ${\it 3.}\ \ \, {\it Only\,"7"}\, version\, features\, Light\, Load\, Mode.\, Only\,"8"\, version\, available\, in\, automotive\, grade.$
- 4. Only "5" version features  $V_{\text{OUT}}$  set by VID.
- 5. Based on good thermal design practices. May require airflow.

Also available:

ES1030QI: Tiny, Low-Profile, Four-Channel Power Rail Sequencer

For a complete list of Intel Enpirion power products, please visit www.intel.com/enpirion.

## INTEL FPGA PROGRAMMABLE ACCELERATION OVERVIEW

Traditionally, FPGAs require deep domain expertise to program but the combination of Intel FPGA Programmable Acceleration Cards (Intel FPGA PACs) and the Intel Acceleration Stack for Intel Xeon CPU with FPGAs simplifies the development flow and enables rapid deployment across data centers to accelerate critical computational workloads. Intel is also partnering with FPGA IP developers, server original equipment manufacturers (OEMs), virtualization platform providers, operating system (OS) vendors, and system integrators to enable customers to efficiently develop and operationalize their infrastructure.

### **Intel FPGA Programmable Acceleration Card**

Intel FPGA PACs are PCIe-based cards that are supported by the Intel Acceleration Stack for Intel Xeon CPU with FPGAs. Intel PACs are validated, qualified, and deployed through several leading OEM server providers.



### Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA provides both inline and lookaside acceleration. Its performance, low power, and small form factor allow you to implement solutions in many market segments, such as big data analytics, artificial intelligence, genomics, video transcoding, cybersecurity, and financial trading.



Intel FPGA Programmable
Acceleration Card D5005 offers
inline high-speed interfaces up to
100 Gbps. It allows you to deploy
solutions for data center workloads,
such as financial technology
(FinTech), artificial intelligence,
streaming analytics, video
transcoding, and genomics.



Intel FPGA Programmable

Acceleration Card N3000 accelerates network traffic for up to 100 Gbps to support low-latency, high-bandwidth 5G applications. It allows you to create custom-tailored solutions for vRAN and core network workloads and achieve faster time to market with the support of industry standard orchestration and open source tools.

### Intel Acceleration Stack for Intel Xeon CPU with FPGAs

The Intel Acceleration Stack for Intel Xeon CPU with FPGAs is a robust collection of software, firmware, and tools designed and distributed by Intel to make it easier to develop and deploy Intel FPGAs for workload optimization in the data center. It provides multiple benefits to design engineers, such as saving time, enabling code-reuse, and enabling the first common developer interface. With optimized and simplified hardware interfaces and software application programming interfaces (APIs), the stack saves developer time so that they can focus on the unique value-add of their solution.

### **Accelerated Workload Solutions with Intel Partners**


Intel enables partners to build pre-designed accelerator functions that integrate seamlessly into common libraries, software frameworks, and your custom software application to minimize development investment and accelerate time to market. All you need to do is select a platform, identify a workload you want to accelerate, and let our partners take the effort out of your design. We work with partners that develop workloads in big data analytics, media transcoding, financial technology, genomics, Al, security, and many others.



## INTEL ACCELERATION STACK FOR INTEL XEON CPU WITH FPGAS


The Intel Acceleration Stack for Intel Xeon CPU with FPGAs provides optimized and simplified hardware interfaces and software APIs, saving developers time so they can focus on the unique value-add of their solution. It provides multiple benefits to design engineers:

- · Establishes the world's first common developer interface for Intel FPGA data center products
- Enables code reuse across multiple Intel FPGA form-factor products
- Offers optimized and simplified hardware and software APIs provided by Intel
- Growing adoption by Intel partner ecosystem, further broadening appeal and simplifying use



### **Open Programmable Acceleration Engine Technology**


Open Programmable Acceleration Engine (OPAE) technology is a software programming layer that provides a consistent API across FPGA product generations and platforms. OPAE enables software developers to use popular Linux distributions and Intel SDKs and tools in virtual machine and bare-metal host platforms without the need to learn the intricacies of FPGA design. To foster an open ecosystem and encourage the use of FPGA acceleration for data center workloads, Intel has open sourced the technology for the industry and developer community.



## INTEL PROGRAMMABLE ACCELERATION CARD WITH INTEL ARRIA 10 GX FPGA

This PCIe-based FPGA acceleration card for data centers offers both inline and lookaside acceleration. It provides the performance and versatility of FPGA acceleration and is one of several platforms supported by the Acceleration Stack for Intel Xeon CPUs with FPGAs. This acceleration stack provides a common developer interface for both application and accelerator function developers, and includes drivers, APIs, and an FPGA interface manager. Together with acceleration libraries and development tools, the acceleration stack saves developer time and enables code re-use across multiple Intel FPGA platforms. The card can be deployed in a variety of servers with its small form factor, low-power dissipation, and passive heat sink.





### **Targeted Workloads**

- Big data analytics
- Artificial intelligence
- · Media transcoding
- Cyber security
- · High-performance computing (HPC), such as genomics and oil and gas
- · Financial technology (FinTech)

### **Hardware**

### Intel Arria 10 GX FPGA

- High-performance, multi-gigabit serializer/deserializer (SERDES) transceivers up to 15 Gbps
- 1,150K logic elements available
- 65.7 Mb of on-chip memory
- 3,036 DSP blocks

### **On-Board Memory**

- 8 GB DDR4 memory (4 GB x 2 banks)
- 1 Gb (128 MB) flash

### Interfaces

- PCIe x8 Gen3 electrical, x16 mechanical
- USB 2.0 interface for debug and programming of FPGA and flash memory
- 1X QSFP+ with 4X 10GbE or 40GbE support

### Form Factor

- ½ length, standard height; single slot with half height option
- 66 W thermal design power (TDP)

### **Board Management**

- Temperature and voltage readout
- Platform Level Data Model (PLDM)

### **Software**

- Acceleration Stack for Intel Xeon CPU with FPGAs
- · FPGA Interface Manager installed
- OPAE

### **Design Entry Tools**

- Intel Quartus Prime Pro Edition software
- Acceleration Stack for Intel Xeon CPU with FPGAs
- Intel FPGA SDK for OpenCL

### **Ordering Information**

### Development sample

- Buy from Intel's Buy Online (https://buyfpga.intel.com),
   Digi-Key (www.digikey.com), or Mouser (www.mouser.com)
   with an ordering code of DK-ACB-10AX1152AES
- Contact authorized server OEMs at www.intel.com/fpgaaccelerationhub
- · Contact an Intel sales representative.


### Volume Deployment

 Contact the authorized server OEMs listed in the URL above or an Intel sales representative.

## INTEL FPGA PROGRAMMABLE ACCELERATION CARD D5005

This high-performance FPGA acceleration card for data centers offers both inline and lookaside acceleration. Expanding upon the Intel PAC portfolio, it offers inline high-speed interfaces up to 100 Gbps. The Intel FPGA PAC D5005 additional processing capability makes it ideal for FinTech and streaming analytics applications. It provides the performance and versatility of FPGA acceleration and is one of several platforms supported by the Acceleration Stack for Intel Xeon CPU with FPGAs. This acceleration stack provides a common developer interface for both application and accelerator function developers, and includes drivers, APIs, and an FPGA interface manager. Together with acceleration libraries and development tools, the acceleration stack saves developer time and enables code re-use across multiple Intel FPGA platforms.





### **Targeted Workloads**

- FinTech
- · Artificial intelligence
- Streaming analytics
- · Video transcoding
- Genomics

### **Hardware**

Intel Stratix 10 SX FPGA

- High-performance, multigigabit SERDES transceivers up to 26.3 Gbps
- 2,800K logic elements and 244 Mb on-chip memory
- 11,520 DSP blocks

### **Onboard Memory**

- 32 GB DDR4 memory with error correction code
- · 2 GB QSPI flash memory

### Interfaces

- PCle Gen3 x16
- USB 2.0 interface for debug and programming of FPGA and flash memory
- 2X QSFP+ with up to 100 Gbps support

### Form Factor

- 3/4 length, full height; dual slot
- 215 W TDP

### **Board Management**

- Intel MAX 10 FPGA Baseboard Management Controller (BMC)
  - Temperature and voltage readout
  - PLDM
  - Intelligent Platform Management Interface (IPMI 2.0)
- Remote Update capabilities for FPGA flash memory and BMC

### Power Management

 Intel Enpirion Power Solutions: Intelligent system power management with real-time telemetry and system health monitoring.

### **Software**

- · Acceleration Stack for Intel Xeon CPU with FPGAs
- FPGA Interface Manager
- OPAE

### **Design Entry Tools**

- · Intel Ouartus Prime Pro Edition software
- · Intel FPGA SDK for OpenCL

### **Ordering Information**

Engineering sample and production


 Contact an Intel sales representative or the authorized server OEMs listed at:

www.intel.com/fpgaaccelerationhub

## INTEL FPGA PROGRAMMABLE ACCELERATION CARD N3000

Intel FPGA Programmable Acceleration Card (Intel FPGA PAC) N3000 is a highly customizable platform, which enables high-throughput, lower latency, and high-bandwidth applications. It allows the optimization of data plane performance to achieve lower costs while maintaining a high degree of flexibility. End-to-end industry-standard and open-source tool support allow you to quickly adapt to evolving workloads and industry standards. Intel is accelerating 5G and network functions virtualization (NFV) adoption for ecosystem partners, such as telecommunications equipment manufacturers (TEMs), virtual network functions (VNF) vendors, system integrators, and telecommunications companies to bring scalable and high-performance solutions to market.





### **Targeted Workloads**

- · Virtual Broadband Networking Gateway (vBNG): H-QoS, Classification, Policing, Scheduling, and Shaping
- Virtualized Evolved Packet Core (vEPC), 5G Next-Generation Core Network (NGCN)
- Internet Protocol Security (IPSec)
- Segment routing for IPv6 (SRv6) vector packet processing (VPP)
- · Virtual radio access network (vRAN)

### **Hardware**

### Intel Arria 10 GT FPGA

- High-performance, multi-gigabit SERDES transceivers up to 25.78 Gbps
- 1,150K logic elements
- 65.7 Mb on-chip memory
- 3,036 DSP blocks

### **Onboard Memory**

- 9 GB DDR4
- 144 Mb QDR-IV

### Interfaces

- PCle Gen3 x16
- Dual Intel Ethernet Converged Network Adapter (Intel Ethernet CNA) XL710
- 2X QSFP with 10 Gbps and 25 Gbps support (up to 100GbE configuration)

### Form Factor

• 1/2 length, full height; single slot

### **Board Management**

- Intel MAX 10 FPGA BMC
  - Temperature and voltage readout
  - PLDM
- Remote update capabilities for FPGA flash memory and RMC

### Power Management

 Intel Enpirion Power Solutions: Intelligent system power management with real-time telemetry and system health monitoring.

### **Software**

- Data Plane Development Kit (DPDK)
- OPAE
- Acceleration Stack for Intel Xeon CPU with FPGAs
- FPGA Interface Manager

### **Design Entry Tools**

- · Intel Quartus Prime Pro Edition software
- · Intel FPGA SDK for OpenCL

### **Ordering Information**

PART NUMBER	ETHERNET CONFIGURATION
BD-NVV-N3000-2	2x2x25G
BD-NFV-N3000-1	8x10G

Contact an Intel sales representative for the engineering sample and volume production orders.

## INTEL FPGA PROGRAMMABLE ACCELERATION CARD COMPARISON


FEATURES		INTEL PAC WITH INTEL ARRIA® 10 GX FPGA	INTEL FPGA PAC N3000	INTEL FPGA PAC D5005	
	Width	Single slot	Single slot	Dual slot	
Physical Dimension		½ length, full height	1/ 1 / 1 / 1 / 1	2/	
Phys	Form Factor	½ length, ½ height	- ½ length, full height	¾ length, Full height	
	Weight	255 g	364 g	1,000 g	
	DDR Format	8 GB DDR4 SDRAM	4 GB DDR4 SDRAM	8 GB DDR4 SDRAM (RDIMM)	
ory	DDR Total Capacity	16 GB	9 GB	32 GB	
Memory	DDR Maximum Data Rate	2,400 MTps	2,400 MTps	2,400 MTps	
_	QSPI Flash Memory	1 Gb	2 Gb	2 Gb	
	SRAM Total Capacity	-	144 Mb QDR IV	-	
	DCLEvarees	Gen 3x8 (electrical)	Con 2v16	Gen 3x16	
pu	PCI Express	Gen 3x16 (mechanical)	- Gen 3x16	Gell 3X 10	
ses a ules	Network Interface	1 x QSFP+	2 x QSFP28	2 x QSFP28	
Interfaces and Modules	USB Interface	USB 2.0	-	USB 2.0	
Inte	Dual Intel Ethernet Converged Network Adapter XL710	No	Yes	No	
	FPGA Interface Manager	Yes	Yes	Yes	
_	Typical Power Consumption	45 W	45 W	189 W	
Power	Maximum Power Consumption (TDP)	66 W	100 W	215 W	
ш.	Power Management: Intel Enpirion® Power Solutions	Yes	Yes	Yes	
	FPGA	Intel Arria 10 GX	Intel Arria 10 GT	Intel Stratix® 10 SX	
Ses	Logic Elements	1,150,000	1,150,000	2,753,000	
FPGA Resources	Adaptive Logic Modules (ALMs) Registers	1,708,800	1,708,800	3,732,480	
Res	On-chip Memory	65.7 Mb	65.7 Mb	244 Mb	
	DSP Blocks	3,036	3,036	11,520	
<u> </u>	Intel Acceleration Stack for Intel Xeon® CPU with FPGAs	Yes	Yes	Yes	
Tools Support	Intel Quartus® Prime Software	Yes	Yes	Yes	
Sup	Open Programmable Acceleration Engine (OPAE)	Yes	Yes	Yes	
ools	Data Plane Developer Kit (DPDK)	-	Yes	-	
_	Intel Distribution of OpenVINO™ Toolkit	Yes	-	-	

### **ACCELERATED WORKLOAD SOLUTIONS**

Intel has engaged with leading providers of accelerator functions best suited for FPGA acceleration to provide complete solutions on Intel PACs. These solutions harness the performance and versatility of FPGA acceleration and leverage the Acceleration Stack for Intel Xeon CPU with FPGAs. This acceleration stack provides a common developer interface for both application and accelerator function developers. Together with acceleration libraries and development tools, the acceleration stack saves developers time and enables code re-use across multiple Intel FPGA platforms.

Our partners specialize in the workloads you care most about, such as data analytics, media processing, financial and genomics, to provide you with complete solutions and design services that minimize your development investment and accelerate your time to market.

### **Enterprise and Cloud Acceleration Workloads**















### **NFV Infrastructure and Application Acceleration Workloads**





Visit the following website for the various partner acceleration solutions: www.intel.com/content/www/us/en/programmable/solutions/acceleration-hub/solutions.html

# INTEL QUARTUS PRIME DESIGN SOFTWARE



www.intel.com/quartus

The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a fast path to convert your concept into reality. The Intel Quartus Prime software also supports many third-party tools for synthesis, static timing analysis, board-level simulation, signal integrity analysis, and formal verification.

	AVAILABILITY				
INTEL QUART	TUS PRIME DESIGN SOFTWA	RE	PRO EDITION (\$)	STANDARD EDITION (\$)	LITE EDITION (FREE)
	Intel Agilex series		√1		
	1 . 10	IV, V		✓	
	Intel Stratix series	10	✓		
		II			√2
	Intel Arria series	II, V		✓	
Device Support		10	✓	✓	
		IV, V		✓	✓
	Intel Cyclone series	10 LP		✓	✓
		10 GX	√3		
	Intel MAX series	<u> </u>		✓	✓
	Partial reconfiguration		✓	√4	
	Rapid recompile		✓	√5	
Design Flow	Block-based design		✓		
	Incremental optimization		✓		
	IP Base Suite		✓	✓	Available for purchase
	Intel HLS Compiler		✓	✓	✓
	Platform Designer (Standa	ard)		✓	✓
	Platform Designer (Pro)		✓		
	Design Partition Planner		✓	✓	
Design Entry/Planning	Chip Planner		✓	✓	✓
	Interface Planner		✓		
	Logic Lock regions		✓	✓	
	VHDL		✓	✓	✓
	Verilog		✓	✓	✓
	SystemVerilog		✓	√6	√6
	VHDL-2008		✓	√6	
	ModelSim-Intel FPGA Sta	rter Edition software	✓	✓	✓
Functional Simulation	ModelSim-Intel FPGA Edit	tion software	√7	√7	√7
	Fitter (Place and Route)		✓	✓	✓
	Early placement		✓		
Compilation [Synthesis & Place and Route]	Register retiming		✓	✓	
Synthesis & Place and Route)	Fractal synthesis		✓		
	Multiprocessor support		✓	✓	
	Timing Analyzer		✓	✓	✓
Timing and Power Verification	Design Space Explorer II		✓	✓	✓
	Power Analyzer		✓	✓	✓
	Signal Tap Logic Analyzer		✓	✓	✓
In-System Debug	Transceiver toolkit		✓	✓	
	Intel Advanced Link Analy	zer	✓	✓	
Operating System (OS) Support	Windows/Linux 64 bit sup		✓	✓	✓

### Notes:

- 1. The software license for Intel Agilex FPGA support is available on request only.
- 2. The only Arria II FPGA supported is the EP2AGX45 device.
- 3. The Intel Cyclone 10 GX device support is available for free in the Pro Edition software.
- 4. Available for Cyclone V and Stratix V devices only and requires a partial reconfiguration license.
- 5. Available for Stratix V, Arria V, and Cyclone V devices.
- For language support, refer to the Verilog and SystemVerilog Synthesis Support section of the Intel Quartus Prime Standard Edition User Guide.
- 7. Requires an additional license.

### ADDITIONAL DEVELOPMENT TOOLS

TOOLS	DESCRIPTION
Intel FPGA SDK for OpenCL	<ul> <li>No additional licenses are required.</li> <li>Supported with the Intel Quartus Prime Pro/Standard Edition software.</li> <li>The software installation file includes the Intel Quartus Prime Pro/Standard Edition software and the OpenCL software.</li> </ul>
Intel HLS Compiler	<ul> <li>No additional license required.</li> <li>Now available as a separate download.</li> <li>Supported with all editions of the Intel Quartus Prime software.</li> </ul>
DSP Builder for Intel FPGAs	<ul> <li>Additional licenses are required.</li> <li>DSP Builder for Intel FPGAs (Advanced Blockset only) is supported with the Intel Quartus Prime Pro Edition software for Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices.</li> <li>DSP Builder for Intel FPGAs (Standard Blockset and Advanced Blockset) is supported with the Intel Quartus Prime Standard Edition software for Intel Arria 10, Intel Cyclone 10 LP, Intel MAX 10, Stratix V, Arria V, and Cyclone V devices.</li> </ul>
Nios II Embedded Design Suite	<ul> <li>No additional licenses are required.</li> <li>Supported with all editions of the Intel Quartus Prime software.</li> <li>Includes Nios II software development tools and libraries.</li> </ul>
Intel SoC FPGA Embedded Development Suite (SoC EDS)	<ul> <li>Requires additional licenses for Arm Development Studio (DS) Intel SoC FPGA Edition.</li> <li>The SoC EDS Standard Edition is supported with the Intel Quartus Prime Lite/Standard Edition software and the SoC EDS Pro Edition is supported with the Intel Quartus Prime Pro Edition software.</li> </ul>

### INTEL QUARTUS PRIME DESIGN SOFTWARE FEATURES SUMMARY

Interface Planner	Enables you to quickly create your I/O design using real time legality checks.
Pin planner	Eases the process of assigning and managing pin assignments for high-density and high-pin-count designs.
Platform Designer	Accelerates system development by integrating IP functions and subsystems (collection of IP functions) using a hierarchical approach and a high-performance interconnect based on a network-on-a-chip architecture.
Off-the-shelf IP cores	Lets you construct your system-level design using IP cores from Intel and from Intel's third-party IP partners.
Synthesis	Provides expanded language support for System Verilog and VHDL 2008.
Scripting support	Supports command-line operation and Tcl scripting.
Rapid recompile	Maximizes your productivity by reducing your compilation time for small changes after a full compile. Improves design timing preservation.
Incremental optimization	Offers a faster methodology to converge to design sign-off. The traditional fitter stage is divided into finer stages for more control over the design flow.
Partial reconfiguration	Creates a physical region on the FPGA that can be reconfigured to execute different functions. Synthesize, place, route, close timing, and generate configuration bitstreams for the functions implemented in the region.
Block-based design flows	Provides flexibility of reusing timing-closed modules or design blocks across projects and teams.
Intel Hyperflex FPGA Architecture	Provides increased core performance and power efficiency for Intel Stratix 10 devices.
Physical synthesis	Uses post placement and routing delay knowledge of a design to improve performance.
Design space explorer (DSE)	Increases performance by automatically iterating through combinations of Intel Quartus Prime software settings to find optimal results.
Extensive cross-probing	Provides support for cross-probing between verification tools and design source files.
Optimization advisors	Provides design-specific advice to improve performance, resource usage, and power consumption.
Chip planner	Reduces verification time while maintaining timing closure by enabling small, post-placement and routing design changes to be implemented in minutes.
Timing Analyzer	Provides native Synopsys Design Constraint (SDC) support and allows you to create, manage, and analyze complex timing constraints and quickly perform advanced timing verification.
Signal Tap logic analyzer	Supports the most channels, fastest clock speeds, largest sample depths, and most advanced triggering capabilities available in an embedded logic analyzer.
System Console	Enables you to easily debug your FPGA in real time using read and write transactions. It also enables you to quickly create a GUI to help monitor and send data into your FPGA.
Power Analyzer	Enables you to analyze and optimize both dynamic and static power consumption accurately.
Design Assistant	A design rules checking tool that allows you to get to design closure faster by reducing the number of iterations needed and by enabling faster iterations with targeted guidance provided by the tool at various stages of compilation.
Fractal synthesis	Enables the Intel Quartus Prime software to efficiently pack arithmetic operations in the FPGA's logic resources resulting in significantly improved performance.
EDA partners	Offers EDA software support for synthesis, functional and timing simulation, static timing analysis, board-level simulation, signal integrity analysis, and formal verification. To see a complete list of partners, visit www.intel.com/fpgaedapartners.

### Design Tools, OS Support, and Processors

### **Getting Started Steps**

- Step 1: Download the free Intel Quartus Prime Lite Edition software www.intel.com/quartus
- Step 2: Get oriented with the Intel Quartus Prime software interactive tutorial.

  After installation, open the interactive tutorial on the welcome screen.
- Step 3: Sign up for training www.intel.com/fpgatraining

Purchase the Intel Quartus Prime software and increase your productivity today.

INTEL QUARTUS PRIME SOFTWARE		STANDARD EDITION	PRO EDITION <sup>1</sup>	UPGRADE TO PRO EDITION <sup>2</sup>	
Fired	New	\$2,995	\$3,995	¢005	
Fixed	Renewal	\$2,495	\$3,395	\$995	
Float / Float Add Seats	New	\$3,995	\$4,995	- \$995	
1 toat / 1 toat Add Seats	Renewal	\$3,295	\$4,295	- 4523	

### Notes:

- 1. The Quartus II Subscription Edition software or Intel Quartus Prime Standard Edition software is included when you purchase the Intel Quartus Prime Pro Edition software.
- 2. Current customers with valid Quartus II Subscription Edition software or Intel Quartus Prime Standard Edition software licenses are eligible to upgrade to Pro Edition. The number of upgrades available for purchase is equal to number of valid Standard or Subscription Edition software licenses.

MODELSIM-INTEL FPGA EDITION SOFTWARE	MODELSIM-INTEL FPGA STARTER EDITION SOFTWARE
\$1,995 Renewal \$1,695	Free
The ModelSim-Intel FPGA Edition software is available as a \$1,995 option for both the Intel Quartus Prime Standard Edition and Lite Edition software. It is 33 percent faster than the Starter Edition software with no line limitation.	Free for both Intel Quartus Prime Standard Edition and Lite Edition software with a 10,000 executable line limitation. The ModelSim-Intel FPGA Starter Edition software is recommended for simulating small FPGA designs.

## DSP BUILDER FOR INTEL FPGAS



www.intel.com/dspbuilder

The DSP Builder for Intel FPGAs is a DSP development tool that allows push-button HDL generation of DSP algorithms directly from the MathWorks Simulink environment. This tool adds additional libraries alongside existing Simulink libraries with the DSP Builder for Intel FPGAs (Advanced Blockset) and DSP Builder for Intel FPGAs (Standard Blockset). Intel recommends using the DSP Builder for Intel FPGAs (Advanced Blockset) for new designs. The DSP Builder for Intel FPGAs (Standard Blockset) is not recommended for new designs except as a wrapper for the DSP Builder for Intel FPGAs (Advanced Blockset).

DCD DI III	DED EOD INITEI	FDGAc FFATIIRFS	CHMMADV

The DSP Builder for Intel FPGAs (Advanced Blockset) offers the following features:

- Arithmetic logic unit (ALU) folding to build custom ALU processor architectures from a flat data-rate design
- High-level synthesis optimizations, auto-pipeline insertion and balancing, and targeted hardware mapping
- High-performance fixed- and floating-point DSP with vector processing
- · Auto memory mapping
- Single system clock datapath
- Flexible 'white-box' fast Fourier transform (FFT) toolkit with an open hierarchy of libraries and blocks for users to build custom FFTs

Generate resource utilization tables for all designs without the Intel Quartus Prime software compile.

Automatically generate projects or scripts for the Intel Quartus Prime software, the ModelSim-Intel FPGA software, Timing Analyzer, and Platform Designer.

FEATURES	DSP BUILDER FOR INTEL FPGAS (STANDARD BLOCKSET)	DSP BUILDER FOR INTEL FPGAS (ADVANCED BLOCKSET)
High-level optimization		✓
Auto pipeline insertion		✓
Floating-point blocks		✓
Resource sharing		✓
IP-level blocks	✓	✓
Low-level blocks	✓	✓
System integration	✓	✓
Hardware co-simulation	✓	✓

Purchase the DSP Builder for Intel FPGAs to meet high-performance DSP design needs today.

PRICING	OPERATING SYSTEM
\$1,995 Primary \$1,995 Renewal Subscription for one year	Windows/ Linux

### **Getting Started with the DSP Builder for Intel FPGAs**

- Step 1: Download the Intel Quartus Prime Pro or Standard Edition software (www.intel.com/quartus):
  - Pro Edition to target the latest Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices.
  - Standard Edition to target Intel Arria 10, Intel Cyclone 10 LP, Intel MAX 10, Stratix V, and Cyclone V devices.
- Step 2: Purchase additional DSP Builder for Intel FPGAs and MATLAB software licenses:
  - · DSP Builder for Intel FPGAs software license
  - MATLAB software license
- Step 3: Follow the following required order of installation:
  - a. Intel Quartus Prime software
  - b. MathWorks MATLAB software
  - c. DSP Builder for Intel FPGAs
- Step 4: To view the DSP Builder for Intel FPGAs version history and software requirements, visit the DSP Builder for Intel FPGAs Version History and Software Requirements web page.
- Step 5: To learn how to add your DSP Builder for Intel FPGAs license to your MATLAB installation, refer to the Installing and Licensing DSP Builder for Intel FPGAs web page.

### INTEL FPGA SDK FOR OPENCL



www.intel.com/opencl

Intel FPGA SDK for OpenCL<sup>1</sup> allows you to accelerate applications on FPGAs by abstracting away the complexities of FPGA design. Software programmers can write hardware-accelerated kernel functions in OpenCL that is an ANSI C-based language with additional OpenCL constructs

to extract parallelism and program heterogeneous platforms. FPGAs are the accelerator of choice for heterogeneous systems, providing low latency, performance, and power efficiency versus GPUs and CPUs.

INTEL FPGA SDK FOR OPENCL SOFTWARE FEATURES SUMMARY			
Offline Compiler	GCC-based model compiler of OpenCL kernel code		
OpenCL Utility	<ul> <li>Diagnostics for board installation</li> <li>Flash or program FPGA image</li> <li>Install board drivers (typically PCI Express)</li> </ul>		
Intel Code Builder for OpenCL API	<ul><li>Edit, build, and debug OpenCL kernels</li><li>Collect runtime performance</li><li>View generated reports</li></ul>		
Operating System	<ul> <li>Microsoft Windows 10</li> <li>Red Hat Enterprise Linux 6</li> <li>Read Hat Enterprise Linux 7</li> <li>SUSE SLE 12</li> <li>Ubuntu 14.04 LTS</li> <li>Ubuntu 16.04 LTS</li> <li>Ubuntu 18.04 LTS</li> </ul>		
Memory Requirements	Computer equipped with at least 32 GB RAM		

OpenCL™ and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

### Notes:

### Getting Started with the Intel FPGA SDK for OpenCL

- Step 1: Download the Intel Quartus Prime Pro or Standard Edition software (www.intel.com/quartus):
  - Pro Edition to target the latest Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 devices.
  - Standard Edition to target Stratix IV, Stratix V, Arria II, Arria V, Cyclone IV, Cyclone V, Intel Cyclone 10 LP, and Intel MAX 10 devices.
  - Note: The software installation file includes the OpenCL software and Intel Quartus Prime Pro or Standard Edition software. The Intel Quartus Prime software requires a license purchase but no additional licenses are required for the Intel FPGA SDK for OpenCL.
- Step 2: Download the Intel Board Support Package (BSP) that is needed to run your OpenCL application.

  You can also purchase a partner provided BSP, or create a custom BSP.
- Step 3: For more information, read the Intel FPGA SDK for OpenCL Getting Started Guide.

<sup>1.</sup> Product is based on a published Khronos Specification, and has passed the Khronos Conformance Testing Process. Current conformance status can be found at www.khronos.org/conformance.

## INTEL SOC FPGA EMBEDDED DEVELOPMENT SUITE

www.intel.com/soceds

The Intel SoC FPGA Embedded Development Suite (SoC EDS) is a comprehensive tool suite for embedded software development on Intel SoC FPGAs. It comprises development tools, utility programs, and design examples to jump-start firmware and application software development. The Intel SoC EDS is now available in Standard and Pro Editions. The Standard Edition includes extensive support for 28 nm SoC FPGA device families, whereas the Pro Edition is optimized to support the advanced features in the next-generation SoC FPGA device families. In addition, the Intel SoC EDS includes an exclusive offering of the Arm Development Studio Intel SoC FPGA Edition. This toolkit enables embedded developers to code, build, debug, and optimize in a single Eclipse-based IDE. The Arm Development Studio Intel SoC FPGA Edition licenses are available in two options: a free limited license and a paid full-featured license with one year support. A full-featured Arm Development Studio Intel SoC FPGA Edition license is included at no cost with Intel SoC FPGA Development Kits.

### INTEL SoC FPGA EMBEDDED DEVELOPMENT SUITE

Supported Device Families    Cyclone V SoC				AVAILA	BILITY	
Supported Device Families Aria V SoC Aria V SoC Intel Arria 10 SoC Intel Stratix 10 SoC Intel Stratic Strati						
Supported Device Families   Intel Arria 10 SoC			FREE LICENSE	PAID LICENSE	FREE LICENSE	PAID LICENSE
Device Families  Intel Arria 10 SoC Intel Stratix 10 SoC Linux application debugging over Ethernet Debugging over Intel FPGA Download Cable II Baard bring-up Device driver development Operating system (OS) porting Bare-metal programming Arm CoreSight trace support Debugging over DSTREAM Baard bring-up Device driver development Operating vistem (OS) porting Bare-metal programming Arm CoreSight trace support Debugging over DSTREAM Description FPGA-adaptive debugging Arm CoreSight trace support FPGA-adaptive debugging Auto peripheral register discovery Cross-triggering between CPU and FPGA domains Arm CoreSight trace support Access to System Trace Module (STM) events Streamline Performance Analyzer support ILinaro Compiler' Arm Compiler 6 Included in the Arm Development Studio Intel Soc FPGA Edition) Arm Compiler 6 Included in the Arm Development Studio Intel Soc FPGA Edition) Arm Compiler 6 Included in the Arm Development Studio Intel Soc FPGA Edition)  Other Tools  Other Tools Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> PArtial Reconfiguration design example <sup>3</sup> Windows T0 64 bit Politicaries S2 bit libraries 32 bit librari				-		
Intel Stratix 10 SoC  Linux application debugging over Ethernet Debugging over Intel FPGA Download Cable II Board bring-up Device driver development Operating system (OS) porting Bare-metal programming Arm CoreSight trace support Debugging over DSTREAM Board bring-up Debugging over DSTREAM Board bring-up Debugging over DSTREAM Board bring-up Debugging over DSTREAM Bare-metal programming Arm CoreSight trace support Debugging over DSTREAM Bare-metal programming Arm CoreSight trace support PFGA-adaptive development OS porting Bare-metal programming Arm CoreSight trace support FPGA-adaptive debugging Arm CoreSight trace support FPGA-adaptive debugging Arm CoreSight trace support Access to System Trace Module (STM) events Streamline Performance Analyzer support Linaro Compiler of Arm Compiler						
Linux application debugging over Ethernet  Debugging over Intel FPGA Download Cable II  Board bring-up  - Device driver development - Operating system (OS) porting - Bare-metal programming - Arm CoreSight trace support  Debugging over DSTREAM - Board bring-up - Device driver development - OS porting - Bare-metal programming - Arm CoreSight trace support - Debugging over DSTREAM - Board bring-up - Bare-metal programming - Arm CoreSight trace support - PFGA- Adaptive debugging - Arm CoreSight trace support - Arm Compiler 5 - Arm Compiler 5 - (included in the Arm Development Studio Intel Soc FPGA Edition) - Arm Compiler 5 - (included in the Arm Development Studio Intel Soc FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel Soc FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel Soc FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel Soc FPGA Edition) - Arm Compiler 5 - (included in the Arm Development Studio Intel Soc FPGA Edition) - Arm Compiler 6 - Arm Compiler 7 - Arm Compiler 6 - Arm Compiler 6 - Arm Compiler 6 - Arm Comp	Device Families	Intel Arria 10 SoC	✓	✓	✓	✓
Debugging over Intel FPGA Download Cable II  Board bring-up  Device driver development Operating system (OS) porting Bare-metal programming - Arm CoreSight trace support Debugging over DSTREAM Board bring-up Debugging over DSTREAM Device driver development  FPGA-adaptive debugging Arm CoreSight trace support FPGA-adaptive debugging Auto peripheral register discovery Cross-triggering between CPU and FPGA domains Arm CoreSight trace support Access to System Trace Module (STM) events Streamline Performance Analyzer support Limaro Compiler' Arm Compiler over Streamline Performance Analyzer support Limaro Compiler over Streamline Performance Analyzer support Arm Compiler over Streamline Performance Analyzer support Libraries  Libraries Hardware Libraries (HWLIBs) Quartus Prime Programmer Arm Compiler over Avent Streamline Performance Arm Compiler over Streamline Performance Arm CoreSight Trace Subtraction Arm CoreSight Trace Subtraction Arm CoreSight Trace Subtraction Arm CoreSight Trace Modular Arm CoreSight Trace Modular Arm CoreSight Trace Modular Arm CoreS						✓
- Board bring-up - Device driver development - Operating system (OS) porting - Bare-metal programming - Arm CoreSight trace support  - Device driver development - Arm CoreSight trace support - Arm CoreSight trace support - Access to System Trace Module (STM) events - Arm CoreSight trace support - Access to System Trace Module (STM) events - Arm Compiler 5 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 7 - Arm Compiler 8 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 9 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 9 - Arm Compiler		Linux application debugging over Ethernet	✓	✓	✓	✓
- Device driver development - Operating system (OS) porting - Bare-metal programming - Arm CoreSight trace support - Debugging over DSTREAM - Device driver development - OS porting - Bare-metal programming - Arm CoreSight trace support - PFGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events - Streamline Performance Analyzer support - Linaro Compiler 5 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Libraries - Hardware Libraries (HWLIBs) - Quartus Prime Programmer - Other Tools - Device Tree Generator - Golden Hardware Reference Design (GHRD) for SoC - development kits - Tiple-Speed Ethernet (TSE) with Modular - Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> - Partial Reconfiguration design example <sup>3</sup> - Windows 10 64 bit - Very Bet Hat Linux 6 64 bit - Very Windows 10 64 bit - Device Tree Get Hat Linux 6 64 bit - Device Tree Get Hat Linux 6 64 bit - Device Tree Get Hat Linux 6 64 bit - Device Tree Set Hat Lin		Debugging over Intel FPGA Download Cable II				
Operating system (OS) porting - Bare-metal programming - Arm CoreSight trace support  Debugging over DSTREAM  - Board bring-up - Board bring-up - Board bring-up - OS porting - Bare-metal programming - Arm CoreSight trace support - PFGA Edition - Pevice driver development - OS porting - Bare-metal programming - Arm CoreSight trace support - PFGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events - Streamline Performance Analyzer support - Linarc Compiler 5 - Arm Compiler 5 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - Arm Com						
- Operating system (OS) porting - Bare-metal programming - Arm CoreSight trace support - Debugging over DSTREAM - Debugging over DSTREAM - Device driver development - OS porting - Bare-metal programming - Arm CoreSight trace support - PFGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events - Streamline Performance Analyzer support - Linaro Compiler 1 - Arm Compiler 5 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - Arm Compiler 6 - Arm Compiler 6 - Arm Compiler 6 - Arm Compiler 7 - Arm Compiler 7 - Arm Compiler 8 - Arm Compiler 8 - Arm Compiler 9 - Arm Co		· Device driver development		1		✓
- Arm CoreSight trace support Debugging over DSTREAM - Board bring-up - Device driver development - OS porting - Bare-metal programming - Arm CoreSight trace support - Access to System Trace Support - Access to System Trace Module (STM) events - Streamline Performance Analyzer support - Arm Compiler 1 - Arm Compiler 2 - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - Arm Compiler 7 - Arm Compiler 7 - Arm Compiler				•		Ť
Debugging over DSTREAM  Board bring-up  Features  OS porting  Bare-metal programming  Arm CoreSight trace support  FPGA-adaptive debugging  Auto peripheral register discovery  Cross-triggering between CPU and FPGA domains  Arm CoreSight trace support  Estemaline Performance Analyzer support  Compiler Tools  Compiler Tools  Libraries  Hardware Libraries (HWLIBs)  Other Tools  Design Examples  Design Examples  Police Agenerator  Police Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Windows 7 64 bit  Windows 10 64 bit  Wind		· Bare-metal programming				
DS-5 Intel SoC FPGA Edition Features  OS porting Bare-metal programming - Arm CoreSight trace support FPGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events  Streamline Performance Analyzer support  Limited  Linaro Compiler¹ Arm Compiler¹ Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  At the Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Other Tools  Other Tools  Design Examples  Performance Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)² PCI Express Root Port with Message Signal Interrupts (MSL)² Partial Reconfiguration design example² Windows 7 64 bit Windows 7 64 bit Windows 7 64 bit Windows 10 64 bit  Seat Hat linux 6 64 bit  Seat Hat linux 6 64 bit Seat Hat li		· Arm CoreSight trace support				
FPGA Edition Features  OS porting - OS porting - Arm CoreSight trace support FPGA-adaptive debugging - Arm CoreSight trace support FPGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events - Streamline Performance Analyzer support - Limited - Linaro Compiler' - Arm Compiler 5 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 5 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - (included in the Arm Development Studio Intel SoC FPGA Edition) - Arm Compiler 6 - Arm Compiler 7 - Arm Compiler 7 - Arm Compiler 7 - Arm Compiler 8 - Arm Compiler 8 - Arm Compiler 9 - Arm Com		Debugging over DSTREAM				
Features  OS porting Bare-metal programming Arm CoreSight trace support  FPGA-adaptive debugging Auto peripheral register discovery Cross-triggering between CPU and FPGA domains Arm CoreSight trace support Access to System Trace Module (STM) events Streamline Performance Analyzer support Limited Linaro Compiler¹ Arm Compiler³ Arm Compiler 5 (included in the Arm Development Studio Intel SoC FPGA Edition) Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries Hardware Libraries (HWLIBs) Quartus Prime Programmer Signal Tap Logic Analyzer V V V Intel FPGA Boot Disk Utility Device Tree Generator Golden Hardware Reference Design (GHRD) for SoC development kits Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)² PCI Express Root Port with Message Signal Interrupts (MSI)² V V V Partial Reconfiguration design example³ Windows 1 6 4 bit Windows 3 2 bit libraries 3 2 bit libr	DS-5 Intel SoC	· Board bring-up				
Features  OS porting Bare-metal programming Arm CoreSight trace support  FPGA-adaptive debugging Auto peripheral register discovery Cross-triggering between CPU and FPGA domains Arm CoreSight trace support Access to System Trace Module (STM) events  Streamline Performance Analyzer support Arm Compiler 5 (included in the Arm Development Studio Intel SoC FPGA Edition) Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer  Intel FPGA Boot Disk Utility Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Very Very Very Very Very Very Very Very	FPGA Edition	· Device driver development		./		✓
-Arm CoreSight trace support FPGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events Streamline Performance Analyzer support Limited  Linaro Compiler¹ Arm Compiler 5 (included in the Arm Development Studio Intel SoC FPGA Edition) Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries Hardware Libraries (HWLIBs) Other Tools  Paginal Tap Logic Analyzer Intel FPGA Boot Disk Utility Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)² Partial Reconfiguration design example³  Windows 7 64 bit  Pad Hat Linux 6 64 bit  Arm Compiler 3  Limited  V  V  V  V  V  V  V  V  V  V  V  V  V	Features	· OS porting		V		· ·
FPGA-adaptive debugging - Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events  Streamline Performance Analyzer support  Limited  Liniaro Compiler¹  Arm Compiler 5  (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6  (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer  Intel FPGA Boot Disk Utility  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)²  PCI Express Root Port with Message Signal Interrupts (MSI)²  Partial Reconfiguration design example³  Windows 7 64 bit  Windows 10 64 bit  Part Hat Liny 6 64 bit  Windows 10 64 bit  Windows 10 64 bit  V		· Bare-metal programming				
- Auto peripheral register discovery - Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events  Streamline Performance Analyzer support  Limited  Linaro Compiler 5  (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6  (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer Intel FPGA Boot Disk Utility  Povice Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Windows 10 64 bit  Ped Hat Limys 6 64 bit  Windows 10 64 bit  V  Limited  Limited  Limited  Limited  V  V  V  V  V  V  V  V  V  V  V  V  V		· Arm CoreSight trace support				
- Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events  Streamline Performance Analyzer support  Linaro Compiler 1  Arm Compiler 5 (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Other Tools  Quartus Prime Programmer  Intel FPGA Boot Disk Utility  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Windows 10 64 bit  Ped Hat Linux 6 64 bit  V Limited  V Limited  V CLImited  V V V  V V  V V  V V  V V  V V  V V		FPGA-adaptive debugging				
- Cross-triggering between CPU and FPGA domains - Arm CoreSight trace support - Access to System Trace Module (STM) events  Streamline Performance Analyzer support  Linaro Compiler 1  Arm Compiler 5 (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Other Tools  Quartus Prime Programmer  Intel FPGA Boot Disk Utility  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Windows 10 64 bit  Ped Hat Linux 6 64 bit  V Limited  V Limited  V CLImited  V V V  V V  V V  V V  V V  V V  V V		· Auto peripheral register discovery				
- Arm CoreSight trace support - Access to System Trace Module (STM) events  Streamline Performance Analyzer support  Linited  Linited  Linited  Linited  Linited  Linited  Linited  Linited  Arm Compiler 1  Arm Compiler 5  (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6  (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6  (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer  Intel FPGA Boot Disk Utility  V  V  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC  development kits  Triple-Speed Ethernet (TSE) with Modular  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Pad Hat Linux 6 64 bit  Red Hat Linux 6 64 bit  Pad Hat Linux 6 64 bit  Arm Compiler  Limited  V  Limited  V  Limited  V  V  V  V  V  V  V  V  V  V  V  V  V				✓		✓
Access to System Trace Module (STM) events  Streamline Performance Analyzer support  Limited						
Streamline Performance Analyzer support  Limited						
Linaro Compiler 1 Arm Compiler 5 (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer Intel FPGA Boot Disk Utility Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)2  PCI Express Root Port with Message Signal Interrupts (MSI)2  Partial Reconfiguration design example3  Windows 7 64 bit  Red Hat Linux 6 64 bit  V V V V V V V V V V V V V V V V V V V			Limited	✓	Limited	✓
Compiler Tools    Compiler Tools   Compiler		Linaro Compiler <sup>1</sup>	✓	✓	✓	✓
Compiler Tools  (included in the Arm Development Studio Intel SoC FPGA Edition)  Arm Compiler 6 (included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries  Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer  Intel FPGA Boot Disk Utility  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC  development kits  Triple-Speed Ethernet (TSE) with Modular  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> V  Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 bit  V  V  V  V  V  V  V  V  V  V  V  V  V		Arm Compiler 5		,		
(included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer Intel FPGA Boot Disk Utility  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)²  PCI Express Root Port with Message Signal Interrupts (MSI)²  Partial Reconfiguration design example³  Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 hit  Windows 32 bit libraries 32 bit librarie	Compiler Tools	(included in the Arm Development Studio Intel SoC FPGA Edition)		✓		
(included in the Arm Development Studio Intel SoC FPGA Edition)  Libraries Hardware Libraries (HWLIBs)	•	Arm Compiler 6		,		,
Libraries Hardware Libraries (HWLIBs)  Quartus Prime Programmer  Signal Tap Logic Analyzer Intel FPGA Boot Disk Utility  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)²  PCI Express Root Port with Message Signal Interrupts (MSI)²  Partial Reconfiguration design example³  Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 hit  V   V   V   V   V   V   V   V   V   V		(included in the Arm Development Studio Intel SoC FPGA Edition)		✓		✓
Other Tools    Quartus Prime Programmer	Libraries		✓	✓	✓	✓
Other Tools  Intel FPGA Boot Disk Utility  Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)²  PCI Express Root Port with Message Signal Interrupts (MSI)²  Partial Reconfiguration design example³  Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 bit  Souther Generator  V  V  V  V  V  V  V  V  V  V  V  V  V			✓	✓	✓	✓
Intel FPGA Boot Disk Utility Device Tree Generator  Golden Hardware Reference Design (GHRD) for SoC development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)² PCI Express Root Port with Message Signal Interrupts (MSI)² Partial Reconfiguration design example³  Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 bit  V ✓ ✓ ✓  Red Hat Linux 6 64 bit  V ✓ ✓ ✓  Support		Signal Tap Logic Analyzer	✓	✓	✓	✓
Design Examples  Golden Hardware Reference Design (GHRD) for SoC  development kits  Triple-Speed Ethernet (TSE) with Modular Scatter-Gather Direct Memory Access (mSG-DMA)²  PCI Express Root Port with Message Signal Interrupts (MSI)²  Partial Reconfiguration design example³  Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 bit  Solution	Other roots	Intel FPGA Boot Disk Utility	✓	✓	✓	✓
Design Examples    Design Examples   Triple-Speed Ethernet (TSE) with Modular		Device Tree Generator	✓	✓	✓	✓
Design Examples    Design Examples   Triple-Speed Ethernet (TSE) with Modular		Golden Hardware Reference Design (GHRD) for SoC	,	,	,	✓
Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 bit  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> V  V  V  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> V  V  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> V  Scatter-Gather Dir			<b>√</b>	✓	<b>√</b>	V
Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 bit  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> V  V  V  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> V  V  Scatter-Gather Direct Memory Access (mSG-DMA) <sup>2</sup> V  Scatter-Gather Dir		Triple-Speed Ethernet (TSE) with Modular	,	,	,	,
PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Windows 10 64 bit  Red Hat Linux 6 64 bit  PCI Express Root Port with Message Signal Interrupts (MSI) <sup>2</sup> V  V  V  V  V  V  Support  As a bit libraries 32	Design Examples		<b>√</b>	✓	<b>√</b>	✓
Partial Reconfiguration design example <sup>3</sup> Windows 7 64 bit  Host OS Support  Red Hat Linux 6 64 bit  Partial Reconfiguration design example <sup>3</sup> V  V  V  V  Support  Red Hat Linux 6 64 bit  32 bit libraries 32			✓	✓	✓	✓
Windows 7 64 bit       V       V         Windows 10 64 bit       V       V         Red Hat Linux 6 64 bit       32 bit libraries       32 bit libraries					<b>√</b>	✓
Host OS Support  Windows 10 64 bit  Red Hat Linux 6 64 bit  32 bit libraries 32 bit librari			✓	✓	✓	✓
Host OS Support  Red Hat Linux 6 64 bit  32 bit libraries				✓	<b>√</b>	✓
Red Hat Linux 6 64 hit	Host OS Support		32 bit libraries	32 bit libraries	32 bit libraries	32 bit libraries
		Red Hat Linux 6 64 bit				are required
Ubuntu 18	Hhuntu 18			· ·		√ √

### Notes

<sup>1.</sup> You have to download the Linaro Compiler.

<sup>2.</sup> These design examples are only available through Rocketboards.org.

<sup>3.</sup> For Intel Arria 10 SoC only.

### SOC FPGA OPERATING SYSTEM SUPPORT

Intel and our ecosystem partners offer comprehensive operating system support for Intel SoC FPGA development boards that support the Arm Cortex-A9 processor.

OPERATING SYSTEM	COMPANY
Abassi	Code Time Technologies
Android	MRA Digital
AUTOSAR MCAL	Intel
Bare-Metal/Hardware Libraries	Intel
Carrier Grade Edition 7 (CGE7)	MontaVista
DEOS	DDC-I
eCosPro	eCosCentric
eT-Kernel	eSOL
FreeRTOS	FreeRTOS.org
INTEGRITY RTOS	Green Hills Software
Linux	Open Source (www.rocketboards.org)
Nucleus	Mentor Graphics

OPERATING SYSTEM	COMPANY
OSE	Enea
PikeOS	Sysgo
QNX Neutrino	QNX
RTEMS	RTEMS.org
RTXC	Quadros System
ThreadX	Express Logic
uC/OS-II, uC/OS-III	Micrium
uC3 (Japanese)	eForce
VxWorks	Wind River
Wind River Linux	Wind River
Windows Embedded Compact 7	Microsoft (Witekio)

### **More Information**

For the latest on OS support for Intel SoCs, visit www.intel.com/socecosystem

### **NIOS II PROCESSOR**

In any Intel FPGA, the Nios II processor offers a custom system solution that has the flexibility of software and the performance of hardware. Through its innovative design, the Nios II processor leverages the logic resources of the device to provide unprecedented hard and soft real-time capabilities.


You can also use the Nios II processor together with the Arm processor in Intel SoCs to create effective multi-processor systems.

With the Nios II processor you can:

 Lower overall system cost and complexity by integrating external processors into the FPGA.

- Scale performance with multiple processors, custom instructions (hardware acceleration of a software function), or co-processor modules (hardware accelerator next to the soft processor).
- Target the Intel Agilex, Intel Stratix, Intel Arria, Intel Cyclone, or Intel MAX 10 FPGA, or the FPGA portion of the Intel Agilex, Intel Stratix 10, Intel Arria 10, Arria V, or Cyclone V SoC.
- Eliminate the risk of processor and ASSP device obsolescence.
- Take advantage of the free Nios II economy core, the free Nios II Embedded Design Suite (EDS), and the free NicheStack TCP/IP Network Stack - Nios II Edition software to get started today.

**Nios II Processor Development Flow** 



### NIOS II PROCESSOR EMBEDDED DESIGN SUITE

The Nios II processor, the world's most versatile processor according to Gartner Research, is the most widely used soft processor in the FPGA industry. This soft processor delivers unprecedented flexibility for your cost-sensitive, real-time, safety-critical (DO-254), and applications processing needs. All Intel FPGA families support the Nios II processor.

### **NIOS II EDS CONTENTS**

Nios II Software Build Tools for Eclipse (Nios II SBT for Eclipse) for software development

- · Based on Eclipse IDE
- · New project wizards
- · Software templates
- · Source navigator and editor

Compiler for C and C++ (GNU)

Software Debugger/Profiler

Flash Programmer

**Embedded Software** 

- · Hardware Abstraction Layer (HAL)
- · MicroC/OS-II RTOS (full evaluation version)
- · NicheStack TCP/IP Network Stack—Nios II Edition
- Newlib ANSI-C standard library
- · Simple file system

Other Intel Command-Line Tools and Utilities

Design Examples

### **Hardware Development Tools**

- Intel Quartus Prime Standard and Pro design software
- Platform Designer
- Signal Tap logic analyzer plug-in for the Nios II processor
- System Console for low-level debugging of Platform Designer systems

### Licensing

Getting started with the Nios II processor is now easier than ever. Not only is the Nios II EDS free, but the Nios II economy core IP is also free.

Licenses for the Nios II fast core IP are available stand-alone (IP-NIOS) or as part of the Embedded IP Suite (IPS-EMBEDDED). The Embedded IP Suite is a value bundle that contains licenses for the Nios II processor IP core, DDR1/2/3 Memory Controller IP cores, Triple-Speed Ethernet MAC IP core and 16550 - compatible UART IP core. These licenses support both Nios II Classic and Gen2 processors. These royalty-free licenses never expire and allow you to target your processor design to any Intel FPGA.

### Nios II EDS: What You Get for Free!

The Nios II Embedded Design Suite (EDS) provides all the tools and software you need to develop code for the Nios II processor.

With the Nios II EDS you can:

- Develop software with Nios II SBT for Eclipse:
   Based on industry-standard Eclipse, the Nios II SBT is an integrated development environment for editing, compiling, debugging software code, and flash programming.
- Manage board support packages (BSPs):
   The Nios II EDS makes managing your BSP easier than ever. The Nios II EDS automatically adds device drivers for Intel FPGA-provided IP to your BSP, and the BSP Editor provides full control over your build options.
- Get a free software network stack:
  The Nios II EDS includes NicheStack TCP/IP Network
  Stack Nios II Edition—a commercial-grade network
  stack software—for free.
- Evaluate a RTOS:

The Nios II EDS contains an evaluation version of the popular Micrium MicroC/OS-II RTOS. Product licenses can be purchased directly from Micrium.

### Join the Nios II Processor Community!

Be one of many Nios II processor developers who visit the Intel FPGA Wiki, Intel FPGA Community, and the Rocketboards.org website. Intel FPGA Wiki and the Rocketboards.org website have hundreds of design examples and design tips from Nios II processor developers all over the world. Join ongoing discussions on the Nios II processor section of the Intel FPGA Community to learn more about Linux, hardware, and software development for the Nios II processor.

Visit the following websites:

fpgawiki.intel.com forums.intel.com www.rocketboards.org fpgacloud.intel.com

### **Development Kits**

Go to page 77 for information about embedded development kits.

### NIOS II PROCESSOR OPERATING SYSTEM SUPPORT

Intel and our ecosystem partners offer comprehensive operating system support for the Nios II processor.

os	AVAILABILITY
ChibiOS/RT	Now through www.emb4fun.com
eCos	Now through www.ecoscentric.com
eCos (Zylin)	Now through www.opensource.zylin.com
embOS	Now through www.segger.com
EUROS	Now through www.euros-embedded.com
FreeRTOS	Now through www.freertos.org
Linux	Now through www.windriver.com
Linux	Now through www.rocketboards.org
oSCAN	Now through www.vector.com
TargetOS	Now through www. blunkmicro.com
ThreadX	Now through www.threadx.com
Toppers	Now through www.toppers.jp
μC/OS-II, μC/OS-III	Now through www.micrium.com
Zephyr	Now through https://www.zephyrproject.org/

### **SUMMARY OF NIOS II SOFT PROCESSORS**

CATEGORY	PROCESSOR	VENDOR	DESCRIPTION
Power- and cost- optimized processing	Nios II economy core	Intel	With unique, real-time hardware features such as custom instructions, ability to use FPGA hardware to accelerate a function, vectored interrupt controller, and tightly coupled memory, as well as support for industry-leading RTOSs, the Nios II processor
Real-time processing	Nios II fast core <sup>1</sup>	Intel	meets both your hard and soft real-time requirements, and offers a versatile solution for real-time processing.
Applications processing	Nios II fast core	Intel	A simple configuration option adds a memory management unit to the Nios II fast processor core to support embedded Linux. Both open-source and commercially supported versions of Linux for Nios II processors are available.
Safety-critical processing	Nios II SC	HCELL	Certify your design for DO-254 compliance by using the Nios II Safety Critical core along with the DO-254 compliance design services offered by HCELL.
Lockstep Solution	Nios II Lockstep dual core	Intel	Provides high diagnostic coverage, self-checking and advanced diagnostic features in full compliance with functional safety standards IEC 61508 and ISO 26262.
Safety qualification kit (Qkit)	Nios II fast, standard and economy cores	Validas AG	Enables software designers to qualify the use of Nios II Toolchain in their safety application, fulfilling the requirements of IEC 61508 up to SIL 4 and ISO 26262 up to ASIL D.

### Notes:

### **Getting Started**

To learn more about Intel's portfolio of customizable processors and how you can get started, visit www.intel.com/niosii.

<sup>1.</sup> With the Nios II Gen2 product the standard core is not available as a pre-configured option, however the Gen2 fast core can be configured in the Platform Designer to have the same feature set as the standard core.

### INTEL'S CUSTOMIZABLE PROCESSOR PORTFOLIO

### PERFORMANCE AND FEATURE SET SUMMARY OF KEY PROCESSORS SUPPORTED ON INTEL FPGAS

CATEGORY	COST- AND POWER-SENSITIVE PROCESSORS	REAL-TIME PROCESSOR	APPLICATIONS PROCESSORS		
Features	Nios II Economy	Nios II Fast	28 nm¹ Dual-Core Arm Cortex-A9	20 nm² Dual-Core Arm Cortex-A9	14 nm² Quad-Core Arm Cortex-A53
Maximum frequency (MHz) <sup>3</sup>	400 (Stratix V)	330 (Stratix V)	925 MHz (Cyclone V SoC) 1.05 GHz (Arria V SoC)	1.5 GHz (Arria 10 -1 speed grade)	1.5 GHz (Stratix series)
Maximum performance (MIPS <sup>4</sup> at MHz) Stratix series	52 (at 400 MHz)	363 (at 330 MHz)	-		-
Maximum performance (MIPS <sup>4</sup> at MHz) Arria series	44 (at 340 MHz)	319 (at 290 MHz)	2,625 MIPS per core at 1.05 GHz	3,750 MIPS per core at 1.5 GHz	-
Maximum performance (MIPS <sup>4</sup> at MHz) Cyclone series	30 (at 230 MHz)	187 (at 170 MHz)	2,313 MIPS per core at 925 MHz	-	+
Maximum performance efficiency (MIPS <sup>4</sup> per MHz)	0.13	1.1	2.5	2.5	2.3
16/32/64 bit instruction set support	32	32	16 and 32	16 and 32	16/32/64
Level 1 instruction cache	-	Configurable	32 KB	32 KB	32 KB
Level 1 data cache	-	Configurable	32 KB	32 KB	32 KB
Level 2 cache	-	-	512 KB	512 KB	1 MB
Memory management unit	-	Configurable	✓	✓	√(+System MMU)
Floating-point unit	-	FPH⁵	Dual precision	Dual precision	Dual precision
Vectored interrupt controller	-	Optional	-	-	-
Tightly coupled memory	-	Configurable	-	-	-
Custom instruction interface	Up to 256	Up to 256	-	-	-
Equivalent LEs	600	1,800 – 3,200	HPS	HPS	HPS

### Notes:

- 1. 28 nm SoCs comprise Cyclone V SoCs and Arria V SoCs.
- 2.  $20\ nm\ SoCs\ comprise\ Intel\ Arria\ 10\ SoCs.$
- 3. Maximum performance measurements measured on Stratix V FPGAs.
- 4. Dhrystone 2.1 benchmark. Note that performance will vary with system and software configuration.
- 5. Floating-point hardware Nios II processor custom instructions.

74

### INTEL AND DSN MEMBER IP FUNCTIONS

www.intel.com/fpgaip

For a complete list of IP functions from Intel and its DSN members, please visit www.intel.com/fpgaip.

	PRODUCT NAME	VENDOR NAME					
	ARITHMETIC						
	Floating Point Megafunctions	Intel					
	Floating Point Arithmetic Co-Processor	Digital Core Design					
	Floating Point Arithmetic Unit	Digital Core Design					
	ERROR DETECTION/CORRECTION						
	Reed-Solomon Encoder/Decoder II	Intel					
	Viterbi Compiler, High-Speed Parallel Decoder	Intel					
	Viterbi Compiler, Low-Speed/ Hybrid Serial Decoder	Intel					
	Turbo Encoder/Decoder	Intel					
	High-Speed Reed Solomon Encoder/ Decoder	Intel					
	BCH Encoder/Decoder	Intel					
	Low-Density Parity Check Encoder/ Decoder	Intel					
DSP	Zip-Accel-C: GZIP/ZLIB/Deflate Data Compression Core	CAST, Inc.					
	Zip-Accel-D: GUNZIP/ZLIP/Inflate Data Decompression Core	CAST, Inc.					
	FILTERS AND TRANSFORMS						
	Fast Fourier Transform (FFT)/ Inverse FFT (IFFT)	Intel					
	Cascaded Integrator Comb (CIC) Compiler	Intel					
	Finite Impulse Response (FIR) Compiler II	Intel					
	SHA-1	CAST, Inc.					
	CILA OF C						
	SHA-256	CAST, Inc.					
	AES CODECs	CAST, Inc.					
		CAST, Inc.					
	AES CODECs	CAST, Inc.					
	AES CODECs  MODULATION/DEMODULA	CAST, Inc.					
	AES CODECS  MODULATION/DEMODULA  Numerically Controlled Oscillator Compiler  ATSC and Multi-Channel ATSC 8-VSB	CAST, Inc.					
	AES CODECs  MODULATION/DEMODULA  Numerically Controlled Oscillator Compiler  ATSC and Multi-Channel ATSC 8-VSB  Modulators	CAST, Inc.  ATION  Intel  Commsonic					
	AES CODECS  MODULATION/DEMODULA  Numerically Controlled Oscillator Compiler  ATSC and Multi-Channel ATSC 8-VSB  Modulators  DVB-T Modulator	CAST, Inc.  Intel  Commsonic  Commsonic  Commsonic					
	AES CODECS  MODULATION/DEMODULA  Numerically Controlled Oscillator Compiler  ATSC and Multi-Channel ATSC 8-VSB  Modulators  DVB-T Modulator  DVB-S2 Modulator	CAST, Inc.  Intel  Commsonic  Commsonic  Commsonic					
	MODULATION/DEMODULA  Numerically Controlled Oscillator Compiler  ATSC and Multi-Channel ATSC 8-VSB  Modulators  DVB-T Modulator  DVB-S2 Modulator  VIDEO AND IMAGE PROCES	CAST, Inc.  ATION  Intel  Commsonic  Commsonic  Commsonic  SSING					
	MODULATION/DEMODULA  Numerically Controlled Oscillator Compiler  ATSC and Multi-Channel ATSC 8-VSB  Modulators  DVB-T Modulator  DVB-S2 Modulator  VIDEO AND IMAGE PROCES  Video and Image Processing Suite	CAST, Inc.  Intel  Commsonic  Commsonic  Commsonic  SSING  Intel  Fujisoft					
	MODULATION/DEMODULA  Numerically Controlled Oscillator Compiler  ATSC and Multi-Channel ATSC 8-VSB  Modulators  DVB-T Modulator  DVB-S2 Modulator  VIDEO AND IMAGE PROCES  Video and Image Processing Suite  Stereo Vision IP Suite	CAST, Inc.  Intel  Commsonic  Commsonic  Commsonic  SSING  Intel  Fujisoft Incorporated					

PRODUCT NAME VENDOR	NAME				
VIDEO AND IMAGE PROCESSING (CONTINUE					
	,ט)				
Multi-Channel JPEG 2000 Encoder and Decoder Cores Silex Inside	e				
VC-2 High Quality Video Decoder Silex Insid	е				
VC-2 High Quality Video Encoder Silex Inside	е				
JPEG Encoders CAST, Inc.					
VC-2 High Quality Video Decoder  VC-2 High Quality Video Encoder  Silex Inside  VC-2 High Quality Video Encoder  Silex Inside  CAST, Inc.  Ultra-fast, 4K-compatible, AVC/ H.264  Baseline Profile Encoder  CAST, Inc.					
Low-Power AVC / H.264 Baseline Profile Encoder CAST, Inc.					
H.265 Main Profile Video Decoder CAST, Inc.					
□ HARD/SOFT PROCESSORS					
Nios II Embedded Processors Intel					
Nios II Embedded Processors Intel  Arm Cortex-A9 MPCore Processor in Intel  Soc  Arm Cortex-A53 MPCore Processor in Intel					
Arm Cortex-A53 MPCore Processor in Intel SoC					
COMMUNICATION	COMMUNICATION				
Optical Transport Network (OTN) Framers/Deframers  Intel					
SFI-5.1 Intel					
SDN CodeChips Arrive Tech	nnologies				
SONET/SDH CodeChips Arrive Tecl	nnologies				
ETHERNET	ETHERNET				
Low-Latency 10 Gbps Ethernet Media Access Controller (MAC) with 1588					
Low-Latency 10 Gbps Ethernet Media Access Controller (MAC) with 1588  Triple-Speed Ethernet (10/100/1000 Mbps) MAC and PHY with 1588 Option					
1588 Option  1/2.5 / 5 / 10G Multi-Rate PHY and Backplane Options  10G Base-X (XAUI) PHY Intel					
10G Base-X (XAUI) PHY Intel					
Ζ					
25G MAC and PHY with RS-FEC option Intel					
25G MAC and PHY with RS-FEC option Intel  40G Ethernet MAC and PHY with 1588 and Backplane Options Intel					
25G MAC and PHY with RS-FEC option Intel  40G Ethernet MAC and PHY with 1588 Intel					
25G MAC and PHY with RS-FEC option Intel  40G Ethernet MAC and PHY with 1588 and Backplane Options Intel					
25G MAC and PHY with RS-FEC option Intel  40G Ethernet MAC and PHY with 1588 and Backplane Options Intel  50G MAC and PHY Intel  100G Ethernet MAC and PHY with 1588 Intel					

	PRODUCT NAME	VENDOR NAME
	HIGH SPEED	
	JESD204B	Intel
	JESD204C	Intel
	RapidIO Gen1, Gen2	Intel
	Common Public Radio Interface (CPRI)	Intel
	Interlaken	Intel
	Interlaken Look-Aside	Intel
	SerialLite II/III	Intel
	SATA 1.0/SATA 2.0	Intelliprop, Inc.
	RapidIO Gen3	Mobiveil
	QDR Infiniband Target Channel Adapter	Polybus
	PCI EXPRESS / PCI	
	PCI Express Hard-IP Controller Gen3, Gen2, Gen1 x1 x2 x4 x8 x16 Controller with SRIOV on Intel Stratix 10 GX FPGA	Intel
	PCI Express Hard-IP Controller Gen4, Gen3, Gen2, Gen1 x16 x8, x4 x2 x1 Controller with SRIOV on Intel Stratix 10 DX FPGA, Intel Agilex FPGA	Intel
	PCI Express DMA-controller IP on Intel Stratix 10 GX FPGA, Intel Stratix 10 DX FPGA, Intel Agilex FPGA	Intel
	PCI Multifunction Master/Target Interface	CAST, Inc.
	Expresso 3.0 PCI Express Core (Gen 1 - 3)	Northwest Logic, Inc.
	PCI Express Hybrid Controller	Mobiveil, Inc.
	PCI Express to AXI Bridge Controller	Mobiveil, Inc.
	XpressRICH3 PCI Express Gen1, Gen2, and Gen3	PLDA
	PCI and PCI-X Master/ Target Cores 32/64 bit	PLDA
	SERIAL	
	Generic QUAD SPI Controller	Intel
	Avalon® I <sup>2</sup> C (Master)	Intel
	I <sup>2</sup> C Slave to Avalon-MM Master Bridge	Intel
	Serial Peripheral Interface (SPI)/Avalon Master Bridge	Intel
	UART	Intel
	JTAG UART	Intel
	16550 UART	Intel
	JTAG/Avalon Master Bridge	Intel
	CAN 2.0/FD	CAST, Inc.
	Local Interconnect Network (LIN) Controller	CAST, Inc.
	H16550S UART	CAST, Inc.
	MD5 Message-Digest	CAST, Inc.
	Smart Card Reader	CAST, Inc.
	DI2CM I <sup>2</sup> C Bus Interface-Master	Digital Core Design
	DI2CSB I <sup>2</sup> C Bus Interface-Slave	Digital Core Design
	D16550 UART with 16-Byte FIFO	Digital Core Design
	DSPI Serial Peripheral Interface Master/ Slave	Digital Core Design
	Secure Digital (SD)/MMC SPI	El Camino GmbH
	Secure Digital I/O (SDIO)/SD Memory/ Slave Controller	Eureka Technology, Inc.
	SDIO/SD Memory/ MMC Host Controller	Eureka Technology, Inc.

	PRODUCT NAME	VENDOR NAME					
	SERIAL (CONTINUED)						
	I <sup>2</sup> C Master/Slave/PIO Controller	Microtronix, Inc.					
INTERFACE AND PROTOCOLS (CONTINUED)	I <sup>2</sup> C Master and Slave	SLS					
	USB High-Speed Function Controller	SLS					
	USB Full-/Low-Speed Function Controller	SLS					
	Embedded USB 3.0 / 3.1 Gen 1 Host and Device Controllers	SLS					
TNC	USB 3.0 SuperSpeed Device Controller	SLS					
S (C	AUDIO AND VIDEO						
20L	Character LCD	Intel					
)TO	Pixel Converter (BGR0 to BGR)	Intel					
PRC	Video Sync Generator	Intel					
ND	SD/HD/3G-HD Serial Digital Interface (SDI)	Intel					
CE /	DisplayPort 1.1 and 1.2	Intel					
RFA	HDMI 1.4 and 2.0	Intel					
NTE	Bitec HDMI 2.0a IP core	Bitec					
=	DisplayPort 1.3 IP Core	Bitec					
	HDCP IP Core	Bitec					
	MIPI CSI-2 Controller Core	Northwest Logic					
	MIPI DSI-2 Controller Core	Northwest Logic					
	AC'97 Controller	SLS					
	DMA						
	DMA Controllers	Eureka Technology, Inc.					
	Lancero Scatter-Gather DMA Engine for PCI Express	Microtronix, Inc.					
	AXI DMA back-End Core	Northwest Logic, Inc.					
	Expresso DMA Bridge Core	Northwest Logic, Inc.					
	Express DMA Core	Northwest Logic, Inc.					
	FLASH						
RS	CompactFlash (True IDE)	Intel					
)LLE	EPCS Serial Flash Controller	Intel					
TRC	Flash Memory	Intel					
CON	NAND Flash Controller	Eureka Technology, Inc.					
ORY	Universal NVM Express Controller (UNEX)	Mobiveil, Inc.					
EMO	ONFI Controller	SLS					
Ω	Enhanced ClearNAND Controller	SLS					
SAN	SDRAM						
MEMORIES AND MEMORY CONTROLLE	DDR/DDR2 and DDR3/DDR4 SDRAM Controllers	Intel					
ME	LPDDR2 SDRAM Controller	Intel					
	RLDRAM 2 Controller	Intel					
	Streaming Multi-Port SDRAM Memory Controller	Microtronix, Inc.					
	HyperDrive Multi-Port DDR2 Memory Controller	Microtronix, Inc.					
	Avalon Multi-Port SDRAM Memory Controller	Microtronix, Inc.					
	SRAM						
	SSRAM (Cypress CY7C1380C)	Intel					
	QDR II/II+/II+Xtreme/IV SRAMController	Intel					

## INTEL FPGA AND PARTNER DEVELOPMENT KITS

www.intel.com/fpgaboards

Intel FPGA development kits provide a complete, high-quality design environment for engineers. These kits help simplify the design process and reduce time to market. Development kits include software, reference designs, cables, and programming hardware. Intel FPGA and partner development kits are listed below. For more details about these development kits or other older development kits that are available, check out our online development kits page at <a href="https://www.intel.com/fpgaboards">www.intel.com/fpgaboards</a>.

PRODUCT AND VENDOR NAME	DESCRIPTION
INTEL STRATIX 10 FPGA KITS	
Intel Stratix 10 GX FPGA Development Kit Intel	This kit provides a complete design environment including all hardware and software needed to take advantage of the performance and capabilities of the Intel Stratix 10 GX FPGA. This kit can be used to develop and test PCI Express 3.0 designs, memory subsystem consisting of DDR4, DDR3, QDR IV, and RLDRAM III memories, and develop modular and scalable designs using FPGA mezzanine card (FMC) connectors.
Intel Stratix 10 GX Transceiver Signal Integrity Development Kit Intel	This kit provides a complete design environment including all hardware and software needed to take advantage of the performance and capabilities of the Intel Stratix 10 GX FPGA. This kit can be used to evaluate transceiver channel performance, generate and verify pseudo-random binary sequence (PRBS), and dynamically change the channel's differential output voltage (VoD), pre-emphasis, and equalization settings.
Intel Stratix 10 SX SoC Development Kit Intel	The kit offers a quick and simple approach for developing custom Arm processor-based SoC designs. It offers memory options, such as HiLo DDR4 and DDR4 SODIMM. There are also two FMC+ low-pin-count connectors and two quad small form factor pluggable (QSFP) connectors for transceiver channel performance. More notably, the kit offers two HPS peripheral daughtercards to expand the capabilities.
Intel Stratix 10 TX Signal Integrity Development Kit Intel	This kit offers a complete design environment for developing on the Intel Stratix 10 TX FPGA. It can evaluate E-Tile transceiver channel performance up to 58 Gbps PAM4 and 30 Gbps NRZ. The board has different QSFP-DD, FMC+, MXP, and SMA connectors for networking applications. It can also be used for jitter analysis and to verify physical medium attachment (PMA) compliance for 10/25/50G/100G/200G/400G Ethernet and other major standards.
Intel Stratix 10 MX FPGA Development Kit Intel	This kit can be used to test and develop designs using the Intel Stratix 10 MX FPGA, which features High-Bandwidth Memory (HBM). PCIe 3.0 designs can be developed as the board contains a PCIe end point connector and a PCIe root port connector. The board also contains a DIMM socket and HiLO connector for expanded memory capability.
S10VG4 BittWare Inc.	This PCI Express card is based on the Intel Stratix 10 FPGA and is ideal for high-density data center applications. BittWare's Viper platform offers support for large FPGA loads, up to 32 GB of DDR4 SDRAM, and 4x100 Gbps Ethernet. The card is enabled for high-speed networking with four front panel QSFP+ cages, each supporting 40/100GbE or four 10/25GbE channels. Serial expansion is available through two UltraPort SlimSAS connectors. A 1GbE interface, a pulse-per-second (PPS) input, and a USB interface are available for debug and support. The board's flexible memory configuration includes four DIMM sites that support DDR4 SDRAM and QDR.
Nallatech 520 <b>Nallatech</b>	This is a PCI Express accelerator card based on the Intel Stratix 10 FPGA designed to address a range of compute-intensive and latency-critical applications including machine learning, gene sequencing, oil and gas, and real-time network analytics. This introduces the ground-breaking single precision floating-point performance of up to 10 TFLOPS per device.

PRODUCT AND VENDOR NAME	DESCRIPTION		
INTEL ARRIA 10 FPGA KITS			
Intel Arria 10 FPGA Development Kit Intel	This kit provides a complete design environment including hardware and software for prototyping and testing high-speed serial interfaces to an Intel Arria 10 GX FPGA. This kit includes the PCI Express x8 form factor, two FMC connectors for expandability, Ethernet, USB, and SDIs. The board includes one HiLo connector for plugging in DRAM and SRAM daughtercards. Supported daughtercard formats include DDR4 x72 SDRAM, DDR3 x72 SDRAM, RLDRAM 3 x36, and QDR IV x36 SRAM. The board includes SMA connectors for transceiver output, clock output, and clock input. Several programmable oscillators are available and other user interfaces include user push buttons, dual in-line package (DIP) switches, bi-color user LEDs, an LCD display, power, and temperature measurement circuitry. This development kit comes with a one-year license for the Intel Quartus Prime design software.		
Intel Arria 10 FPGA Signal Integrity Kit Intel	This kit enables a thorough evaluation of transceiver signal integrity and device interoperability. Features include six full-duplex transceiver channels with 2.4 mm SMA connectors, four full-duplex transceiver channels to Amphenol Xcede+ backplane connector, four full-duplex transceiver channels to C form factor pluggable (CFP2) optical interface, four full-duplex transceiver channel to QSFP+ optical interface, and ten full-duplex transceiver channels to Samtec BullsEye high-density connector. This board also includes several programmable clock oscillators, user pushbuttons, DIP switches, user LEDs, a 7-segment LCD display, power and temperature measurement circuitry, Ethernet, an embedded Intel FPGA Download Cable II, and JTAG interfaces. This development kit comes with a one-year license for the Intel Quartus Prime design software.		
Intel Arria 10 SoC Development Kit Intel	This kit offers a quick and simple approach for developing custom Arm processor-based SoC designs. The Intel Arria 10 SoCs offers full software compatibility with previous generation SoCs, a broad ecosystem of Arm software and tools, and an enhanced FPGA and DSP hardware design flow. This kit includes an Intel Arria 10 10AS066N3F40I2SG SoC, PCI Express Gen3 protocol support, a dual FMC expansion headers, two 10/100/1000 SGMII Ethernet ports, one 10/100/1000 RGMII Ethernet port, two 10GbE small form factor pluggable (SFP) cages, two 1GB DDR4 HPS HiLo memory card, DDR4 SDRAM, NAND, quad SPI, SD/MICRO boot flash cards, character LCD, display port, and SDI port.		
Attila Instant-Development Kit Intel Arria 10 FPGA FMC IDK REFLEX	This kit provides out-of-the-box experience, combining compact hardware platform and an efficient intuitive software environment. This kit is designed for high-performance serial transceiver applications using Intel Arria 10 GX 1150 KLEs. Hardware, software design tools, IP, and pre-verified reference designs included. Its unique installation and GUI allows an immediate start, and its reference designs enable fast turn-around designs, shortening and securing the developments.		
Alaric Instant-Development Kit Intel Arria 10 SoC FMC IDK REFLEX	This kit provides out-of-the-box experience, combining compact hardware platform and an efficient intuitive software environment. This kit is designed for high-performance serial transceiver applications using an Intel Arria 10 SoC with 660 KLEs and an Arm dual-core Cortex-A9 MPCore. Its unique installation and GUI allows an immediate start, and its reference designs enable fast turn-around designs, shortening and securing the developments.		
Nallatech 510T <b>Nallatech</b>	Nallatech 510T is an FPGA co-processor that is designed to deliver ultimate performance per watt for compute-intensive data center applications. The 510T is a GPU-sized 16-lane PCI Express Gen3 card featuring two of Intel's new floating-point enabled Intel Arria 10 FPGAs delivering up to 16 times the performance of the previous generation. Applications can achieve a total sustained performance of up to 3 TFLOPS.		
INTEL CYCLONE 10 FPGA KITS			
Intel Cyclone 10 LP Evaluation Kit Intel	This kit provides an easy-to-use platform for evaluating Intel Cyclone 10 LP FPGA technology and Intel Enpirion regulators. This evaluation board enables you to develop designs for Intel Cyclone 10 LP FPGAs via Arduino UNO R3 shields, Digilent Pmod Compatible cards, GPIOs, or Ethernet connector. This kit also measures key Intel Cyclone 10 LP FPGA power supplies and reuse the kit's PCB schematic as a model for your design.		
Intel Cyclone 10 GX FPGA Development Kit Intel	This kit is an ideal starting point for developing applications, such as embedded vision, factory automation, and surveillance. With this development kit, you can develop Intel Cyclone 10 GX FPGA-based designs with expansion through PCIe Gen2, USB 3.1, SFP+, and RJ-45.		

PRODUCT AND VENDOR NAME	DESCRIPTION			
INTEL MAX 10 FPGA KITS				
Intel MAX 10 FPGA Nios II Embedded Evaluation Kit (NEEK) <b>Terasic</b>	This kit is a full featured embedded evaluation kit based on the Intel MAX 10 device family. The kit delivers an integrated platform that includes hardware, design tools, IP, and reference designs for developing a wide range of applications. This kit allows developers to rapidly customize their processor and IP to suit their specific needs, rather than constraining their software around the fixed feature set of the processor. The kit features a capacitive LCD multimedia color touch panel, which natively supports multi-touch gestures. An eight megapixel digital image sensor, ambient light sensor, and three-axis accelerometer make up this rich feature set, along with a variety of interfaces connecting the kit to the outside for Internet of Things (IoT) applications across markets.			
Intel MAX 10 FPGA Development Kit Intel	This kit offers a comprehensive general-purpose development platform for many markets and application such as industrial and automotive. This fully featured development kit includes a 10M50DAF484C6G devi DDR3 memory, 2X 1 GbE, high-speed mezzanine card (HSMC) connector, quad serial peripheral interface, 16 bit digital-to-analog converter (DAC), flash memory, and 2X Digilent Pmod Compatible headers.			
Intel MAX 10 FPGA Evaluation Kit Intel	The 10M08 evaluation board provides a cost-effective entry point to Intel MAX 10 FPGA design. The card comes complete with an Arduino header socket, which lets you connect a wide variety of daughtercards. Other features include an Intel MAX 10 10M08SAE144C8G device, Arduino shield expansion, access to 80 I/O through-holes, and a prototyping area.			
DECA Intel MAX 10 FPGA Evaluation Kit <b>Arrow</b>	DECA is a full-featured evaluation kit featuring a 10M50DAF484C6G device. The kit includes a BeagleBone-compatible header for further I/O expansion, a variety of sensors (gesture/humidity/ temperature/CMOS), MIPI CSI-2 camera interface, LEDs, pushbuttons, and an on-board Intel FPGA Download Cable II.			
Mpression Odyssey Intel MAX 10 FPGA IoT Evaluation Kit Macnica	The Macnica Intel MAX 10 FPGA evaluation kit connects and controls your FPGA design via Bluetooth using the Mpression Odyssey Smartphone application. This kit also includes a 10M08U169C8G device, SDRAM, Arduino shield expansion capability, and Bluetooth SMART connectivity module.			
STRATIX V FPGA KITS				
Stratix V Advanced Systems Development Kit Intel	This kit is a complete systems design environment that includes both the hardware and software needed to begin architecture development and system design using Stratix V FPGAs. The PCI Express-based form factor utilizes a x16 edge connector, and includes high memory bandwidth to DDR3, QDR II+, and serial memory. Multiple high-speed protocols are accessible through FMC and HSMC connections. A one year license for the Intel Quartus Prime design software is available with this kit.			
Stratix V GX FPGA Development Kit Intel	This kit provides a full-featured hardware development platform for prototyping and testing high-speed serial interfaces to a Stratix V GX FPGA. This kit includes the PCI Express x8 form factor, two HSMC connectors for expandability, and Ethernet, USB, and SDI interfaces. Memory includes one x72 DDR3 SDRAM, one RLDRAM II x18 QDR II+ SRAM, and flash memory. This kit also includes two SMA connectors for a differential transceiver output. Several programmable oscillators are available and other user interfaces include three user pushbuttons, one 8-position DIP switch, 16 user LEDs, an LCD display, and power and temperature measurement circuitry.			
Transceiver Signal Integrity Development Kit, Stratix V GX Edition Intel	This kit enables a thorough evaluation of transceiver signal integrity and device interoperability. Features include seven full-duplex transceiver channels with SMA connectors, two 14G backplane connectors (from Amphenol and Molex), four programmable clock oscillators, four user pushbuttons, one 8-position DIP switch, eight user LEDs, a 7-segment LCD display, power and temperature measurement circuitry, and Ethernet, an embedded Intel FPGA Download Cable, and JTAG interfaces.			
Transceiver Signal Integrity Development Kit, Stratix V GT Edition Intel	The Stratix V GT Transceiver Signal Integrity Development Kit provides a platform for electrical compliance testing and interoperability analysis. The accessibility to multiple channels allows for real-world analysis as implemented in the system with transceiver channels available through SMA and popular backplane connectors. This development kit can be used for evaluation of transceiver link performance up to 25.7 Gbps, generation and checking pseudo-random binary sequence (PRBS) patterns via an easy-to-use GUI that does not require the Intel Quartus Prime software, access advanced equalization to fine-tune link settings for optimal bit error ratio (BER), jitter analysis, and verifying physical media attachment (PMA) interoperability with Stratix V GT FPGAs for targeted protocols, such as CEI-25/28G, CEI-11G, PCI Express Gen 3.0, 10GBASE-KR, 10 Gigabit Ethernet, XAUI, CEI-6G, Serial RapidIO, HD-SDI, and others. You can use the built-in high speed backplane connectors to evaluate custom backplane performance and evaluate link BER.			
100G Development Kit, Stratix V GX Edition Intel	This kit enables a thorough evaluation of 100G designs. It supports 10G/40G line interfaces through optical modules, and applications requiring external memory interfaces through one x18 QDR II and six x32 DDR3 memory banks. With this kit, you can evaluate transceiver performance up to 12.5 Gbps, and verify PMA compliance to standards, such as 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, Serial RapidIO, PCI Express (Gen1, Gen2, and Gen3), and other major standards. This kit can also validate interoperability between optical modules, such as SFP, SFP+, QSFP, and CFP.			
DSP Development Kit, Stratix V Edition Intel	The DSP Development Kit, Stratix V Edition provides a complete design environment that includes all the hardware and software you need to begin developing DSP intensive FPGA designs immediately. The development kit is RoHS-compliant. You can use this development kit to develop and test PCI Express designs at data rates up to Gen3, develop and test memory subsystems for DDR3 SDRAM or QDR II SRAM memories, and use the HSMC connectors to interface to one of over 35 different HSMCs provided by Intel partners, supporting protocols such as Serial RapidIO, 10 Gbps Ethernet, SONET, CPRI, OBSAI, and others.			

PRODUCT AND VENDOR NAME	DESCRIPTION				
ARRIA V FPGA AND SoC KITS					
Arria V GX Starter Kit, Arria V GX Edition Intel	This kit provides a low-cost platform for developing transceiver I/O-based Arria V GX FPGA designs. This kit includes the PCI Express x8 form factor, one HSMC connector, a 32 bit DDR3 SDRAM device, one-channel high-speed transceiver input and output connected to SMAs, HDMI output, SDI input and output, 16x2 LCD display, and flash memory.				
Arria V SoC Development Kit and SoC Embedded Design Suite Intel	The Arria V SoC Development Kit offers a quick and simple approach to develop custom Arm processor-based SoC designs. Intel's midrange, transceiver-based Arria V FPGA fabric provides the highest bandwidth with the lowest total power for midrange applications such as remote radio units, 10G/40G line cards, medical imaging, broadcast studio equipment, and the acceleration of image- and video-processing applications. This development kit includes the SoC Embedded Design Suite software development tools. The development boar has PCI Express Gen2 x4 lanes (endpoint or rootport), two FMC expansion headers, dual Ethernet PHYs, and various DRAM and flash memories.				
CYCLONE V FPGA AND SoC KITS					
Cyclone V E FPGA Development Kits Intel	The Cyclone V E Development Kit offers a comprehensive general-purpose development platform for many markets and applications, including industrial, networking, military, and medical applications. The kit features an Intel Cyclone V device and a multitude of onboard resources including multiple banks of DDR3 and LPDDR2 memory, LCD character display, LEDs, user switches, USB, and RJ-45 connectors. The Cyclone V E FPGA Development Kit gives industrial equipment designers greater flexibility in implementing real-time Ethernet communications with industrial Ethernet IP cores.				
Cyclone V GT FPGA Development Kit Intel	This kit can be used to prototype Cyclone V GT FPGA or Cyclone V GX FPGA applications. It offers a quick and simple way to develop low-cost and low-power system-level designs and achieve rapid results. This kit supports a myriad of functionalities, such as FPGA prototyping, FPGA power measurement, transceiver I/O performance up to 5 Gbps, PCI Express Gen2 x4 (at 5 Gbps per lane), endpoint or rootport support.				
Cyclone V SoC Development Kit Intel	The Cyclone V SoC Development Kit offers a quick and simple approach to develop custom Arm processor-based SoC designs accompanied by Intel's low-power, low-cost Cyclone V FPGA fabric. This kit supports a wide range of functions, such as processor and FPGA prototyping and power measurement, industrial networking protocols, motor control applications, acceleration of image- and video-processing applications, PCI Express x4 lane with ~1,000 MBps transfer rate (endpoint or rootport).				
Cyclone V GX Starter Kit <b>Terasic Technologies</b>	The Cyclone V GX Starter Kit offers a robust hardware design platform based on Cyclone V GX FPGA. This kit is optimized for the lowest cost and power requirement for transceiver applications with industry-leading programmable logic for ultimate design flexibility. The Cyclone V Starter Kit development board includes hardware, such as Arduino Header, on-board Intel FPGA Download Cable circuit, audio and video capabilities, and an on-board HSMC connector with high-speed transceivers that allows for an even greater array of hardware setups.				
DEO-Nano-SoC Kit Terasic Technologies	The DEO-Nano-SoC Kit combines a robust, Cyclone V SoC-based development board and interative reference designs into a powerful development platform. This low-cost kit is an interactive, web-based guided tour that I you quickly learn the basics of SoC development and provides an excellent platform on which to develop your own design. The board includes a Gigabit Ethernet port, USB 2.0 OTG port, SD card flash, 1 GB DDR3 SDRAM, an Arduino header, two 40-pin expansion headers, on-board Intel FPGA Download Cable circuit, 8-channel A/C converter, accelerometer, and much more.				
MAX V CPLD KITS					
MAX V CPLD Development Kit Intel	This low-cost platform will help you quickly begin developing low-cost, low-power CPLD designs. Use this kit as a stand-alone board or combined with a wide variety of daughtercards that are available from third parties. With this platform, you can develop designs for the 5M570Z CPLD and build upon example designs provided.				
STRATIX IV FPGA KITS					
100G Development Kit, Stratix IV GT Edition Intel	This kit enables a thorough evaluation of 100G designs. It supports 10G/40G line interfaces through optical modules, and applications requiring external memory interfaces through four x18 QDR II and four x32 DDR3 memory banks. With this kit, you can evaluate transceiver performance up to 11.3 Gbps, verify PMA compliance to standards, such as 10G/40G/100G Ethernet, Interlaken, CEI-6G/11G, Serial RapidIO, PCI Express (Gen1, Gen2, and Gen3), and other major standards. This kit can also validate interoperability between optical modules, such as SFP, SFP+, QSFP, and CFP.				

PRODUCT AND VENDOR NAME	DESCRIPTION				
CYCLONE IV FPGA KITS					
Cyclone IV GX FPGA Development Kit Intel	This kit provides a comprehensive design environment that allows you to quickly develop low-cost and low-power FPGA system-level designs. This kit includes the PCI Express short card form factor, two HSMC connectors, and a 10/100/1000 Mbps Ethernet interface. Onboard memory includes 128 MB DDR2 SDRAM, 64 MB flash, and 4 MB SSRAM. This kit also includes SMA connectors, and 50 MHz, 100 MHz, and 125 MHz clock oscillators, as well as user interfaces including pushbuttons, LEDs, and a 7-segment LCD display.				
DEO-Nano Development Board <b>Terasic Technologies</b>	The DEO-Nano Development Board is a compact-sized FPGA development platform suited for prototyping circuit designs such as robots and "portable" projects. The board is designed to be used in the simplest possible implementation targeting the Cyclone IV device up to 22,320 LEs. This kit allows you to extend designs beyond the DEO-Nano board with two external general-purpose I/O (GPIO) headers and allows you to handle larger data storage and frame buffering with on-board memory devices including SDRAM and EEPROM. This kit is lightweight, reconfigurable, and suitable for mobile designs without excessive hardware. This kit provides enhanced user peripheral with LEDs and push buttons and three power scheme options including a USB Mini-AB port, 2-pin external power header, and two DC 5-V pins.				
Industrial Networking Kit Terasic Technologies	The Industrial Networking Kit (INK) offers a comprehensive development platform for industrial automation and applications. The kit consists of the DE2-115 board featuring the Cyclone IV device and dual 10/100/1000-Mbps Ethernet, 128 MB SDRAM, 8 MB flash memory, 2 MB SRAM, HSMC and GPIO connectors, USB 2.0, an SD card slot, switches and buttons, LEDs, 16x2 display, audio and video, and VGA-out. The kit also includes an Industrial Communications Board (ICB-HSMC) that supports RS-485, RS-232, CAN, and additional I/O expansion.				
DE2-115 Development and Education Board Terasic Technologies	This board is part of the DE2 educational development board series and features the Cyclone IV E EP4CE115 FPGA. The DE2-115 offers an optimal balance of low cost, low power, and a rich supply of logic, memory and DSP capabilities, as well as interfaces to support mainstream protocols including GbE. A HSMC connector is provided to support additional functionality and connectivity via HSMC daughtercards and cables.				
MAX II CPLD Kits					
MAX II/MAX IIZ Development Kit System Level Solutions	This board provides a hardware platform for designing and developing simple and low-end systems based on MAX II or MAX IIZ devices. The board features a MAX II or MAX IIZ EPM240T100Cx or EPM240ZM100Cx device with 240 LEs and 8,192 bits of user flash memory (UFM). The board also supports vertical migration into EPM570T100Cx devices with 570 LEs and 8,192 bits of UFM.				

### **SOC SYSTEM ON MODULES**

www.intel.com/fpgasoms

System on modules (SoMs) provide a compact, pre-configured memory and software solution perfect for prototyping, proof-of-concept, and initial system production. SoMs enable you to focus on your IP, algorithms, and human/mechanical interfaces rather than the fundamentals of the SoC and electrical system and software bring-up. In some cases, SoMs can also make sense for full system production.

The following Intel SoC-based SoMs are available now from Intel FPGA DSN partners:

PARTNER	SOM	INTEL DEVICE	MAIN MEMORY <sup>1</sup>	MODULE IMAGE
Aries Embedded	MX10	Intel MAX 10 FPGA	512 MB DDR3 SDRAM	Intel MAX 10
Alorium Technology	Snō	Intel MAX 10 FPGA	2 KB Data SRAM, 32 KB Program	Intel MAX 10 Sno - 1
Critical Link	MitySOM-5CSX	Cyclone V SoC	Up to 2 GB DDR3 with ECC	Cyclone V
DENX Computer Systems	MCV	Cyclone V SoC	1 GB DDR3 SDRAM	cyclone V
Dream Chip	Intel Arria 10 System on Module	Intel Arria 10 SoC	6 GB DDR4 SDRAM with ECC	Intel Arria 10
Enclustra	Mercury SA Mercury+ SA2	Cyclone V SoC	Up to 2 GB DDR3L SDRAM	Cyclone V
Enclustra	Mercury+ AA1	Intel Arria 10 SoC	8 GB DDR4 SDRAM with ECC	Intel 10 Arris 10

### Notes

<sup>1.</sup> Processor main memory only. Additional FPGA, flash memory, eMMC, microSD, SD/MMC, and EEPROM memory may be provided but is not shown in this table. Consult SoM vendor specifications for complete memory details.

PARTNER	SOM	INTEL DEVICE	MAIN MEMORY <sup>1</sup>	MODULE IMAGE
Enterpoint	Larg 2	Cyclone V SoC	512 M Byte DDR3 SDRAM	LARGY Cyclone V
EXOR International	uS02 microSOM	Cyclone V SoC	1 GB DDR3 SDRAM	Cyclone
iWave Systems	Qseven Module	Cyclone V SoC	512 MB DDR3 SDRAM with ECC	Cyclone v
iWave Systems	iW-Rainbow-G24M	Intel Arria 10 SoC	1 GB DDR4 SDRAM, Others upon request.	Intel Arria 10
Macnica	Borax SoM	Cyclone V SoC	1 GB DDR3 SDRAM <sup>1</sup>	Cyclone V
REFLEX	Achilles	Intel Arria 10 SoC	8 GB DDR4 SDRAM	Intel Arria 10
NovTech	NOVSOM CV NOVSOM CVlite	Cyclone V SoC	Up to 2 GB DDR3 SDRAM with ECC	Cyclone V  Cyclone V  Cyclone V  Cyclone V  Cyclone V

### Notes

For more information about Intel SoC system on modules, visit www.intel.com/fpgasoms.

<sup>1.</sup> Processor main memory only. Additional FPGA, flash memory, eMMC, microSD, SD/MMC, and EEPROM memory may be provided but is not shown in this table. Consult SoM vendor specifications for complete memory details.

### **SINGLE-BOARD COMPUTER**

While a SoM must be plugged into a carrier board to access the I/Os, single-board computers (SBC) integrate I/O connectors along with the processor and memory. The SBC offering supports a variety of embedded operating systems and provides an integrated FPGA SoC hardware and software solution that accelerates time to market for production OEM and maker markets.

The following Intel SoC-based SBC is available now from Intel FPGA DSN partners:

PARTNER	SBC	INTEL DEVICES	MAIN MEMORY	MODULE IMAGE
Embedded Planet	EP5CSXxS Single-board computer	Cyclone V SoC	Up to 1 GB DDR3 SDRAM	249A.  III II I


# **DESIGN STORE**


fpgacloud.intel.com/devstore/

The Design Store contains Intel and partner FPGA design examples to assist you in designing with Intel FPGAs and associated development tools. Design examples are cataloged by development kit, Intel Quartus software versions, and IP for easy search. These design examples showcase a wide range of interface IP, core function IP, configuration, embedded, and end applications. New content is continuously added and updated for all product families. Adjunct sites containing Intel FPGA content such as the rocketboards.org embedded Linux site are also cataloged through the Design Store.

Check out the Design Store now: fpgacloud.intel.com/devstore

# **View Design Examples or Development Kits**





# INTEL FPGA PARTNER PROGRAM

www.intel.com/fpgapartners



The Intel FPGA Partner Program brings together a broad ecosystem of global partners with a shared mission to accelerate the adoption of Intel FPGAs. The partner ecosystem is diverse; it includes solution or IP partners that build innovative FPGA solutions, and channel companies that help with scale and go-to-market. The FPGA Partner Program was developed to facilitate the relationships, tools, and training needed to ensure partner success in bringing innovative new high-performance solutions to market.

#### **Faster Time to Market**

The FPGA Partner Program provides training, certification, hardware and software development tools, and technical support to enable partners to build innovative FPGA solutions and get to market quickly.

#### **Connecting with Other Ecosystem Partners**

The FPGA Partner Program connects channel partners, systems integrators, original equipment manufacturers, and other goto-market organizations with innovative solution partners, such as independent software vendors and original development manufacturers. These collaborations help to provide a channel to market for validated and tested FPGA-based solutions.

#### **Expanding Ecosystem Knowledge**

The FPGA Partner Program enhances its partners' innovation through training and competency programs that qualify and train FPGA partners. The program leverages unique Intel tools such as the FPGA Developer Cloud which provides a cloud environment for testing and validating solutions. Through training, testing and certification, partners can bring innovations to market quickly and customers can trust that they deliver value.



Titanium members have market-ready FPGA solutions as well as a high level of Intel FPGA knowledge and experience.



Gold members offer a range of solutions across a broad set of Intel FPGA products. They also have an expansive knowledge of FPGA technology.

For more information about the program including program benefits and criteria, visit our **FPGA Partner Program** portal. If you have any questions, please contact us at **PSG.Ecosystem**. **Team@intel.com**.

#### FPGA PARTNER PROGRAM - TITANIUM AND GOLD PARTNERS

Accelize	InAccel
Accenture	Insight
Affirmed	Interface
Algo-Logic	Inspur
Altiostar	Leapmind
AWCloud	Levyx
Benu Networks	Liqid
Bigstream	Manjeera
CAST	Megh Computing
Colfax International	Myrtle.ai
Corerain	Napatech
CTAccel	Netcope
Dell	Quanta Computer
Enyx	Reniac
F5 Networks	Silicom Ltd.
Fujitsu	Supermicro
H3C	Swarm64
HCL	Vismarty
Horizon Robotics	Vmware
HPE	Wasai
I-abra	WWT
IBEX Technology	

# INTEL DESIGN SOLUTIONS **NETWORK**

www.intel.com/dsn



Intel's FPGA Design Solutions Network (DSN) is a global ecosystem of independent, qualified companies that offer an extensive portfolio of design services, IP, accelerator functions, and board products to help customers accelerate their time to market and lower product development risks. DSN members have expertise designing with Intel FPGA products and offer design services ranging from selecting the right devices for a new product design, to multiboard system-level designs and IP integration.

#### ACCELERATE PRODUCT DEVELOPMENT

- Use off-the-shelf IP, boards, commercial off-the-shelf (COTS) products, or solutions to reduce your development time
- · Consult with a member to help you select the right FPGA, SoC, or Intel Enpirion devices
- Get help with new product design feasibility or complex high-performance system design

#### MINIMIZE PRODUCT DEVELOPMENT RISKS

You can quickly locate members who offer:

- Intel FPGA, SoC, or Enpirion engineering design services
- · Custom development kits, modules, boards, COTS, or IP
- · Comprehensive end-market application and Intel FPGA expertise
- · Prototyping, compliance, and manufacturing support

#### **SUPPORT FROM INTEL**

- Members must meet the established criteria to maintain the DSN program membership
- · Members qualify for Intel benefits to accelerate customer support



Platinum members have the highest level of Intel customer project design or IP/board/COTS product experience.



Gold members offer a wide range of Intel FPGA, application, or solution expertise across our product families.

Visit www.intel.com/dsn to search for DSN Platinum and Gold partners offering FPGA design services, IP, or boards. You can also search by end-market application, Intel FPGA, geography, or expertise.

### **DSN PLATINUM PARTNERS**

iWave Systems Technologies Pvt. Ltd. Adeas Adaptive Micro-Ware Kondo Electronics Mantaro Networks af inventions GmbH

Algo-Logic Mercury Systems Northwest Logic

**ALSE** Arrive Technologies NovTech, Inc. Bigstream Solutions, Inc. Orchid Technologies

Bitec **REFLEX CES** BittWare, Inc. Ross Video

CAST Inc. System Level Solutions, Inc.

Swarm64 Colorado Engineering Tamba Networks Critical Link

Design Gateway Co., Ltd. Tata Elxsi Foresys Terasic

Fujisoft Inc. Tokyo Electron Devices **GiDEL** 

Zeuxion

IntelliProp, Inc.

# TRAINING OVERVIEW

www.intel.com/fpgatraining

We offer an extensive curriculum of classes to deepen your expertise. Our classes are beneficial whether you're new to FPGA, CPLD, and SoC design, or are an advanced user wanting an update on the latest tools, tips, and tricks. Our training paths are delivered in four ways:

# ONLINE AND SELF-PACED TRAINING

Generally 30 minutes long, features pre-recorded presentations and demonstrations. Online classes are free and available at any time, from any computer with Internet access with non-restrictive firewall. You can find some of these online training courses on the Intel FPGA Technical Training YouTube Channel.

# INSTRUCTOR-LED VIRTUAL / ONLINE CLASSROOM

Involves live instructor-taught training supplemented with handson exercises. Taught virtually using a WebEx connection and Internet access with non-restrictive firewall. Allowing you to benefit from the interactivity with an instructor from the comfort of your home or office. Classes are taught in 4.5-hour sessions across consecutive days.

# ON-SITE INSTRUCTOR-LED TRAINING

Typically lasting one or more days, involves in-person instruction with hands-on exercises usually with development boards either onsite or via remote connection through WebEx. Classes conducted from an Intel or Intel partner subject matter expert. Fees vary.

# ENGINEER-TO-ENGINEER HOW-TO VIDEOS


These short how-to YouTube videos teach specific skills and help solve your issues. Refer to the Engineer-to-engineer YouTube Channel.

Learn more about our training program or sign up for classes at www.intel.com/fpgatraining. Start sharpening your competitive edge today!

To help you decide which courses might be most useful to you, we've grouped classes into specific curricula levels. Select the persona that your work most closely aligns with to view your recommended training curriculum:

- Software Developer for Host Application
- Software Developer for Acceleration Using OpenCL
- Software Developer for Acceleration using C/C++
- FPGA Designer: What's New Intel Agilex FPGAs

Training material is broken up into various levels of depth. 100 level courses focus on introduction and high-level overviews. 200 level courses cover the first level of how to do something but require a basic understanding of the topic that is covered in 100 level courses. 300 level courses go down to a much deeper technical or specific level of knowledge.



# **TRAINING**

www.intel.com/fpgatraining

# **Instructor-Led and Virtual Classes**

VIRTUAL CLASSROOM COURSES DENOTED WITH A\* (ALL COURSES ARE ONE DAY IN LENGTH UNLESS OTHERWISE NOTED)

COURSE CATEGORY	GENERAL DESCRIPTION	COURSE TITLES
High-Level Design	Accelerate algorithm performance with Open Computing Language (OpenCL) by offloading to an FPGA.	<ul> <li>OpenCL on FPGAs for Parallel Software Programmers</li> <li>Introduction to OpenCL Programs for Intel FPGA</li> <li>Optimizing OpenCL Programs for Intel FPGAs (16 Hours Course)</li> <li>Introduction to High-Level Synthesis with Intel FPGAs</li> <li>High-Level Synthesis Advanced Optimization Techniques</li> </ul>
Design Languages	Attain the skills needed to design with Verilog HDL and VHDL for programmable logic.	<ul> <li>Introduction to VHDL<sup>®</sup></li> <li>Advanced VHDL Design Techniques<sup>®</sup></li> <li>Introduction to Verilog HDL<sup>®</sup></li> <li>Advanced Verilog HDL Design Techniques<sup>®</sup></li> </ul>
Intel Quartus Prime Software	Acquire design entry, compilation, programming, verification, and optimization skills by learning how to use both basic and advanced features of the Intel Quartus Prime software.	<ul> <li>The Intel Quartus Prime Software: Foundation</li> <li>The Intel Quartus Prime Software: Foundation for Xilinx Vivado Design Suite Users</li> <li>Intel Quartus Prime Software: Pro Edition Features for High-End Designs</li> <li>The Quartus Software Debug Tools</li> <li>The Intel Quartus Prime Software Design Series: Timing Analysis with Timing Analyzer</li> <li>Advanced Timing Analysis with Timing Analyzer</li> <li>Timing Closure with the Quartus II Software</li> <li>Partial Reconfiguration with Intel FPGAs</li> </ul>
Design Optimization Techniques	Learn design techniques and Intel Quartus Prime software features to improve design performance. Note: While the focus of this course is the Intel Stratix 10 device family, many of the techniques you will learn can be used to improve performance in other device architectures.	<ul> <li>Performance Optimization with Intel Stratix 10 FPGA Hyperflex Architecture</li> <li>Advanced Optimization with Intel Stratix 10 FPGA Hyperflex Architecture</li> <li>The Intel Hyperflex FPGA Optimization Workshop</li> </ul>
System Integration	Build hierarchical systems by integrating IP and custom logic.	• Introduction to the Platform Designer System Integration Tool
Embedded System Design	Learn to design an Arm-based or Nios II processor system in an Intel FPGA.	<ul> <li>Designing with the Nios II Processor</li> <li>Developing Software for the Nios II Processor</li> <li>Using Intel SoC FPGAs</li> </ul>
System Design	Solve DSP and video system design challenges using Intel technology.	• Designing with DSP Builder for Intel FPGAs
Connectivity Design	Build high-speed, gigabit interfaces using embedded transceivers found in leading-edge FPGA families.	<ul> <li>Building Interfaces with Arria 10 High-Speed Transceivers</li> <li>Building Gigabit Interfaces in 28 nm Devices</li> <li>Creating PCI Express Links Using FPGAs</li> </ul>

# **Online Training**

# FREE ONLINE TRAINING COURSES (COURSES ARE APPROXIMATELY 30 MINUTES LONG)

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Read Me First!	English, Chinese, and Japanese
	Basics of Programmable Logic: FPGA Architecture	English, Chinese, and Japanese
Catting Started	Basics of Programmable Logic: History of Digital Logic Design	English, Chinese, and Japanese
Getting Started	How to Begin a Simple FPGA Design	English, Chinese, and Japanese
	Become an FPGA Designer in 4 Hours	English only
	FPGA Business Fundamentals	English and Japanese
	Introduction to the Acceleration Stack for Intel Xeon CPU with FPGAs	English, Chinese, and Japanese
	Introduction to Intel FPGAs for Software Developers	English only
	Programmers' Introduction to the Intel FPGA Deep Learning Acceleration Suite	English and Japanese
	Performance Tuning Architectures with the Intel FPGA Deep Learning Acceleration Suite	English only
	OpenCL Development with the Acceleration Stack for Intel Xeon CPU with FPGA	English and Chinese
	Building RTL Workloads for the Acceleration Stack for Intel Xeon CPU with FPGAs	English and Chinese
Acceleration	Application Development on the Acceleration	English and Chinese
receieration	Introduction to Apache Hadoop	English only
	Introduction to Apache Spark	English only
	Introduction to Kafka	English only
	Introduction to High Performance Computing (HPC)	English and Japanese
	Intel Programmable Acceleration Card (PAC) Getting Started	English and Japanese
	Building an Accelerator Functional Unit for the Intel FPGA Programmable Acceleration Card N3000	English only
	Getting Started with the Intel Distribution of OpenVINO™ toolkit with FPGAs	English only
D 1 .	Introduction to Deep Learning	English only
Deep Learning	Programmers' Introduction to the Intel FPGA Deep Learning Acceleration Suite	English, Japanese and Chinese
	Deploying Intel FPGAs for Deep Learning Inferencing with OpenVINO Toolkit	English only
	Introduction to Parallel Computing with OpenCL Programs on FPGAs	English, Japanese, and Chinese
	Introduction to OpenCL on FPGAs for Parallel Programmers	English and Chinese
	Writing OpenCL Programs for Intel FPGAs	English, Japanese, and Chinese
	Running OpenCL Programs on Intel FPGAs	English, Japanese, and Chinese
	Using Channels and Pipes with OpenCL on Intel FPGAs	English only
OpenCL	OpenCL: Single-Threaded versus Multi-Threaded Kernels	English, Japanese, and Chinese
	OpenCL Optimization Techniques: Image Processing Algorithm Example	English only
	OpenCL Optimization Techniques: Secure Hash Algorithm Example	English only
	Memory Optimization for OpenCL on Intel FPGAs	English only
	OpenCL Coding Optimizations for Intel Stratix 10 Devices	English only
	Building Custom Platforms for Intel FPGA SDK for OpenCL: BSP Basics	English only
	Introduction to High-Level Synthesis (Part 1 of 7)	English and Japanese
	HLS Interfaces (Part 2 of 7)	English only
	HLS Loop Optimizations (Part 3 of 7)	English only
	HLS Data Types (Part 4 of 7)	English only
High-Level Synthesis	HLS Local Memory Optimizations (Part 5 of 7)	English only
	HLS Performance Optimization (Part 6 of 7)	English only
	HLS Optimization Example: Matrix Decomposition (Part 7 of 7)	English only
	HLS Coding Optimizations for Intel Stratix 10 Devices	English only
	The county opening and interest and the bevices	,
	VHDL Basics	English, Chinese, and Japanese
Daniera !		,
Design Languages	VHDL Basics	English, Chinese, and Japanese

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Using the Intel Quartus Prime Standard Edition Software: An Introduction	English only
	The Intel Quartus Prime Software: Foundation (Pro Edition)	English only
	The Intel Quartus Prime Software: Foundation (Standard Edition)	English only
	Using the Intel Quartus Prime Pro Edition Synthesis Engine	English only
	Incremental Optimization with the Intel Quartus Prime Pro Edition Software	English and Japanese
	Introduction to Incremental Compilation in the Intel Quartus Prime Standard Edition Software	English, Chinese, and Japanese
	Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Design Partitioning	English only
Software Overview and Design Entry	Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Introduction	English only
	Incremental Block-Based Compilation in the Intel Quartus Prime Pro Software: Timing Closure & Tips	English and Japanese
	Design Block Reuse in the Intel Quartus Prime Pro Software	English only
	Fast & Easy I/O System Design with Interface Planner	English only
	SERDES Channel Simulation with IBIS-AMI Models	English and Japanese
	Partial Reconfiguration for Intel FPGA Devices: Introduction & Project Assignments	English only
	Partial Reconfiguration for Intel FPGA Devices: Design Guidelines & Host Requirements	English only
	Partial Reconfiguration for Intel FPGA Devices: PR Host IP & Implementations	English only
	Partial Reconfiguration for Intel FPGA Devices: Output Files & Demonstration	English only
	Signal Tap Logic Analyzer: Introduction & Getting Started	English only
	SignalTap II Logic Analyzer: Triggering Options, Compilation, & Device Programming	English only
	SignalTap II Logic Analyzer: Data Acquisition & Additional Features	English only
	SignalTap Logic Analyzer: Basic Configuration & Trigger Conditions	English only
	Using Intel Quartus Prime Pro Software: Chip Planner	English and Japanese
	System Console	English only
	Debugging JTAG Chain Integrity	English only
Verification and Debugging	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: Intro & Early Power Estimator	English only
	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: Power Analyzer	English only
	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: Optimization	English only
	Power Analysis & Optimization for Intel Arria 10 & Stratix 10 Devices: SmartVoltage ID	English only
	Power Analysis	English only
	Power Optimization	English only
	The Power & Thermal Calculator for Intel Agilex Devices	English only
	Timing Analyzer: Introduction to Timing Analysis	English, Chinese, and Japanese
	Timing Analyzer: Required SDC Constraints	English and Chinese
	Timing Analyzer: Intel Quartus Prime Integration & Reporting	English and Chinese
	Timing Analyzer: Timing Analyzer GUI	English and Chinese
	Using Design Space Explorer	English and Japanese
	Timing Closure Using TimeQuest Custom Reporting	English only
T:	Design Evaluation for Timing Closure	English and Chinese
Timing Analysis and Closure	Good High-Speed Design Practices	English only
	Clock Domain Crossing Considerations	English only
	Constraining Source Synchronous Interfaces	English and Chinese
	Constraining Double Data Rate Source Synchronous Interfaces	English, Chinese, and Japanese
	Stratix 10 Hyperflex FPGA Architecture Overview	English, Chinese, and Japanese
	Intel Quartus Prime Software Hyper-Aware Design Flow	English and Japanese
	Intel Agilex FPGAs Fabric Improvements	English and Japanese
	Intel Hyperflex Architecture Overview for Intel Agilex Devices	English and Japanese

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Using Fast Forward Compile for the Intel Hyperflex FPGA Architecture	English, Chinese, and Japanese
	Introduction to Hyper-Retiming	English, Chinese, and Japanese
	Eliminating Barriers to Hyper-Retiming	English, Chinese, and Japanese
	Introduction to Hyper-Pipelining	English and Japanese
Timing Analysis	Introduction to Hyper-Optimization	English, Chinese, and Japanese
and Closure	Intel Hyperflex FPGA Architecture Design: Analyzing Critical Chains	English only
(Continued)	Intel Stratix 10 FPGA Optimization: Loop Analysis and Solutions	English only
	Hyper-Optimization Techniques 2: Pre-Computation	English only
	Hyper-Optimization Techniques 3: Shannon's Decomposition Creating High-Performance Designs in Intel Stratix 10 FPGAs	English only English only
	Creating High-Performance Designs in Titlet Stratix To FFGAs	English, Chinese, and Japanese
	Introduction to Memory Interfaces in Intel Agilex Devices	English and Japanese
	Integration of Memory Interfaces in Intel Agilex Devices	English only
	Using High Performance Memory Interfaces in Altera 28 nm and 40 nm FPGAs	English and Chinese
	Introduction to Hybrid Memory Cubes with Altera FPGAs	English only
	Implementing the Hybrid Memory Cube Controller IP in an Altera FPGA	English only
	High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: Introduction, Architecture	English only
Memory Interfaces	High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: HBMC Features	English only
	High Bandwidth Memory (HBM2) Interfaces in Intel Stratix 10 MX Devices: Implementation	English only
	Introduction to Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
	Integrating Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
	On-Chip Debugging of Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
	Verifying Memory Interfaces IP in Intel FPGA Devices	English, Chinese, and Japanese
	Low-Density Parity-Check (LDPC) Codes Intel FPGA IP for 5G Systems	English only
	Configuring the Intel FPGA E-Tile Hard IP for Ethernet	English and Japanese
	Intel FPGA E-Tile Transceiver Basics	English and Japanese
	Intel Stratix 10 FPGA L- and H-Tile Transceiver Basics	English, Chinese, and Japanese
	Intel FPGA E-Tile Clocking	English only
	Transceiver Basics for 20 nm and 28 nm Devices	English, Chinese and Japanese
	Transceiver Toolkit for 28-nm Devices	
		English and Chinese
	Transceiver Toolkit for Intel Stratix 10 Devices	English only
	Transceiver Toolkit for Intel Arria 10 and Cyclone 10 GX Devices	English only
	Generation 10 Transceiver Clocking	English only
	Building a Generation 10 Transceiver PHY Layer	English only
	Building an Intel Stratix 10 FPGA Transceiver PHY Layer	English only
	Advanced Signal Conditioning for Stratix IV and Stratix V Receivers	English only
	Advanced Signal Conditioning for Arria 10 FPGA Transceivers	English only
Connectivity Design	Introduction to the Arria 10 Hard IP for PCI Express	English only
,	Customizing Intel Stratix 10, Intel Arria 10 & Intel Cyclone 10 GX FPGA Hard IP for PCI Express	English only
	Connecting to the Arria 10 Hard IP for PCI Express	English only
	Designing with Intel Stratix 10, Intel Arria 10 & Intel Cyclone 10 GX Hard IP for PCI Express	English only
	Introduction to the 28 nm Hard IP for PCI Express	English only
	Customizing the 28 nm Hard IP for PCI Express	English only
	Connecting to the 28 nm Hard IP for PCI Express	English only
	Designing with the 28 nm Hard IP for PCI Express	English only
	JESD204B MegaCore IP Overview	English only
	Introduction to the Triple-Speed Ethernet MegaCore Function	English and Chinese
	Implementing the Triple-Speed Ethernet MegaCore Function	English only
		,
	Introduction to the 10Gb Ethernet PHY Intel FPGA IP Cores  Introduction to the Low Latency 10Gb Ethernet MAC Intel FPGA IP Core	English only English only

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Introduction to Platform Designer	English, Chinese, and Japanese
	Creating a System Design with Platform Designer: Getting Started	English, Chinese, and Japanese
	Creating a System Design with Platform Designer: Finish the System	English and Chinese
	Platform Designer in the Intel Quartus Prime Pro Edition Software	English only
	Advanced System Design Using Platform Designer: Component & System Simulation	English only
	Advanced System Design Using Platform Designer: System Optimization	English only
	Advanced System Design Using Platform Designer: System Verification with System Console	English only
	Advanced System Design Using Platform Designer: Utilizing Hierarchy	English only
	Custom IP Development Using Avalon and Arm AMBA AXI Interfaces	English and Chinese
	DSP Builder Advanced Blockset: Getting Started	English only
System Design	DSP Builder Advanced Blockset: Interfaces and IP Libraries	English only
	DSP Builder Advanced Blockset: Using Primitives	English only
	Variable-Precision DSP Blocks in Altera 20 nm FPGAs	English only
	High-Performance Floating-Point Processing with FPGAs	English only
	Building Video Systems	English and Chinese
	Creating Reusable Design Blocks: Introduction to IP Reuse with the Intel Quartus Prime Software	English and Japanese
	Creating Reusable Design Blocks: IP Design & Implementation with the Intel Quartus Prime Software	English and Japanese
	Creating Reusable Design Blocks: IP Integration with the Intel Quartus Prime Software	English and Japanese
	Avalon Verification Suite	English and Chinese
	Low-Density Parity-Check (LDPC) Codes Intel FPGA IP for 5G Systems	English only
	Intel Stratix 10 SoC FPGA Technical Overview	English only
	Hardware Design Flow for an Arm-based Intel SoC FPGA	English, Chinese, and Japanese
	Software Design Flow for an Arm-based Intel SoC FPGA	English, Chinese, and Japanese
	Initial Design Review for Arria 10 SoC FPGA Designs	English only
	Getting Started with Linux for Altera SoCs	English and Japanese
	SoC Hardware Overview: Flash Controllers and Interface Protocols	English and Chinese
	SoC Hardware Overview: Interconnect and Memory	English and Chinese
	SoC Hardware Overview: System Management, Debug, and General Purpose Peripherals	English and Chinese
	SoC Hardware Overview: the Microprocessor Unit	English, Chinese and Japanese
	Profiling Intel SoC FPGAs with Arm Streamline	English only
	Creating Second Stage Bootloader for Altera SoCs	English only
Embedded System	Secure Boot with Arria 10 SoC FPGAs	English only
Design	The Nios II Processor: Booting	English only
	Designing with the Nios II Processor and Qsys - Day 1	Japanese only
	The Nios II Processor: Introduction to Developing Software	English and Japanese
	Developing Software for the Nios II Processor: Tools Overview	Chinese only
	Developing Software for the Nios II Processor: Design Flow	Chinese only
	Using the Nios II Processor	Chinese only
	Using the Nios II Processor: Custom Components and Instructions	English only
	Using the Nios II Processor: Hardware Development	English only
	Using the Nios II Processor: Software Development	English only
	Developing Software for the Nios II Processor: Nios II Software Build Tools for Eclipse	Japanese only
	2010 p.m. g continue for the first in focusion from a continue band for building	oupurious only

COURSE CATEGORY	COURSE TITLES	LANGUAGES
	Introduction to Configuring Intel FPGAs	English and Chinese
	Configuration Schemes for Intel FPGAs	English and Chinese
	Configuration for Stratix 10 Devices	English, Chinese, and Japanese
	Integrating an Analog to Digital Converter in Intel MAX 10 Devices	English only
	Introduction to Analog to Digital Conversion in Intel MAX 10 Devices	English only
	Using the ADC Toolkit in Intel MAX 10 Devices	English only
	Using the MAX 10 User Flash Memory	English only
Device-Specific	Using the MAX 10 User Flash Memory with the Nios II Processor	English only
Training	Using the Generic Serial Flash Interface	English only
	Reducing Compile Time with Fast Preservation	English only
	Remote System Upgrade in Intel MAX 10 Devices	English, Chinese, and Japanese
	Remote System Upgrade in MAX 10 Devices: Design Flow & Demonstration	Chinese and Japanese
	Mitigating Single Event Upsets in Intel Arria 10 and Intel Cyclone 10 GX Devices	English and Japanese
	SEU Mitigation in Arria 10 Devices: Hierarchy Tagging	English only
	SEU Mitigation in Intel FPGA Devices: Fault Injection	English only
	Thermal Management in Intel Stratix 10 Devices	English and Chinese
	Command-Line Scripting	English only
Scripting	Introduction to Tcl	English and Chinese
	Intel Quartus Prime Software Tcl Scripting	English, Chinese, and Japanese



† Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.com/benchmarks.

© Intel Corporation. Intel, the Intel logo, the Intel Inside mark and logo, the Intel. Experience What's Inside mark and logo, Altera, Arria, Cyclone, Enpirion, Intel Atom, Intel Core, Intel Xeon, MAX, Nios, Quartus, Stratix, and Agilex are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. See Trademarks on intel.com for full list of Intel trademarks. Other marks and brands may be claimed as the property of others.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Programmable Logic IC Development Tools category:

Click to view products by Intel manufacturer:

Other Similar products are found below:

DK-DEV-5SGXEA7N SLG4DVKADV 88980182 DEV-17526 DEV-17514 LCMXO3L-SMA-EVN 471-014 80-001005 iCE40UP5K-MDP-EVN ALTHYDRAC5GX ALTNITROC5GX 471-015 Hinj SnoMakrR10 DK-DEV-1SDX-P-A DK-DEV-1SDX-P-0ES DK-DEV-1SMC-H-A DK-DEV-1SMX-H-0ES DK-DEV-1SMX-H-A DK-DEV-4CGX150N DK-DEV-5CGTD9N DK-DEV-5CSXC6N DK-DEV-5M570ZN DK-MAXII-1270N DK-SI-1SGX-H-A DK-SI-1STX-E-0ES DK-SI-1STX-E-A DK-SI-5SGXEA7N ATF15XX-DK3-U SLG46824V-DIP SLG46826V-DIP 240-114-1 6003-410-017 ICE40UP5K-B-EVN ICE5LP4K-WDEV-EVN L-ASC-BRIDGE-EVN LC4256ZE-B-EVN LCMXO2-7000HE-B-EVN LCMXO3D-9400HC-B-EVN LCMXO3L-6900C-S-EVN LF-81AGG-EVN LFE3-MEZZ-EVN LPTM-ASC-B-EVN M2S-HELLO-FPGA-KIT VIDEO-DC-USXGMII 12GSDIFMCCD NAE-CW305-04-7A100-0.10-X NOVPEK CVLite RXCS10S00000F43-FHP00A 102110204