# RENESAS

# DATASHEET

# X9119

1024 Tap, Low Power, 2-Wire Interface, Digitally Controlled (XDCP™) Potentiometer

FN8162 Rev 5.00 July 5, 2016

The X9119 integrates a single digitally controlled potentiometer (XDCP™) on a monolithic CMOS integrated circuit.

The digital controlled potentiometer is implemented using 1023 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the 2-wire bus interface. The potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four nonvolatile data registers that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power-up recalls the contents of the default data register (DR0) to the WCR.

The XDCP<sup>™</sup> can be used as a 3-terminal potentiometer or as a 2-terminal variable resistor in a wide variety of applications including control, parameter adjustments and signal processing.

## **Features**

- 1024 resistor taps 10-bit resolution
- 2-Wire serial interface for write, read, and transfer operations of the potentiometer
- Wiper resistance, 40Ω typical at V<sub>CC</sub> = 5V
- Four nonvolatile data registers
- · Nonvolatile storage of multiple wiper positions
- Power-on recall, loads saved wiper position on power-up.
- Standby current <3µA maximum</li>
- V<sub>CC</sub>: 2.7V to 5.5V operation
- $100k\Omega$  end-to-end resistance
- 100 yr. data retention
- Endurance: 100,000 data changes per bit per register
- 14 Ld TSSOP
- · Low power CMOS
- Single supply version of the X9118
- Pb-free available (RoHS compliant)




FIGURE 1. FUNCTIONAL DIAGRAM



# **Applications**

## **Circuit Level**

- Vary the gain of a voltage amplifier
- Provide programmable DC reference voltages for comparators and detectors
- · Control the volume in audio circuits
- Trim out the offset voltage error in a voltage amplifier circuit
- · Set the output voltage of a voltage regulator
- Trim the resistance in Wheatstone bridge circuits
- Control the gain, characteristic frequency and Q-factor in filter circuits
- Set the scale factor and zero point in sensor signal conditioning circuits
- · Vary the frequency and duty cycle of timer ICs
- Vary the DC biasing of a pin diode attenuator in RF circuits
- Provide a control variable (I, V, or R) in feedback circuits

# **Ordering Information**

#### **System Level**

- · Adjust the contrast in LCD displays
- Control the power level of LED transmitters in communication systems
- Set and regulate the DC biasing point in an RF power amplifier in wireless systems
- · Control the gain in audio and home entertainment systems
- Provide the variable DC bias for tuners in RF wireless systems
- · Set the operating points in temperature control systems
- · Control the operating point for sensors in industrial systems
- Trim offset and gain errors in artificial intelligent systems

PART NUMBER ( <u>Notes 2, 3</u> )	PART MARKING	V <sub>CC</sub> LIMITS (V)	POTENTIOMETER ORGANIZATION (kΩ)	TEMP RANGE (°C)	PACKAGE Rohs Compliant	PKG. DWG.#
X9119TV14IZ	X9119 TVZI	5 ±10%	100	-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X9119TV14Z	X9119 TVZ			0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9119TV14Z-2.7	X9119 TVZF	2.7 to 5.5		0 to +70	14 Ld TSSOP (4.4mm)	M14.173
X9119TV14IZ-2.7 ( <u>Note 1</u> )	X9119 TVZG			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173

#### NOTES:

- 1. Add "T1" suffix for 2.5k unit tape and reel option.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see product information page for X9119. For more information on MSL, please see tech brief TB363.




FIGURE 2. DETAILED FUNCTIONAL DIAGRAM



# **Pin Configuration**

Х	(9119
( <b>14</b> L	D TSSOP)
то	P VIEW
	14 🗖 V <sub>CC</sub>

A0 🗆	2	13	
	3	12	RH R
A2 🗖	4	11	🗆 Rw
SCL 🗖	5	10	
SDA 🗖	6	9	🗆 A1
v <sub>ss</sub> ⊏	7	8	🗆 WP

# **Pin Assignments**

PIN NUMBER	PIN NAME	FUNCTION									
1, 3, 10	NC	No connect									
2	A0	Device address for 2-wire bus									
4	A2	Device address for 2-wire bus									
5	SCL	Serial clock for 2-wire bus									
6	SDA	Serial data input/output for 2-wire bus									
7	V <sub>SS</sub>	System ground									
8	WP	Hardware write protect									
9	A1	Device address for 2-wire bus									
11	R <sub>W</sub>	Wiper terminal of the potentiometer									
12	R <sub>H</sub>	High terminal of the potentiometer									
13	RL	Low terminal of the potentiometer									
14	v <sub>cc</sub>	System supply voltage									

## **Bus Interface Pins**

### SERIAL DATA INPUT/OUTPUT (SDA)

The SDA is a bidirectional serial data input/output pin for a 2-wire slave device and is used to transfer data into and out of the device. It receives device address, opcode, wiper register address and data sent from a 2-wire master at the rising edge of the serial clock SCL, and it shifts out data after each falling edge of the serial clock SCL.

It is an open-drain output and may be wire-ORed with any number of open-drain or open collector outputs. An open-drain output requires the use of a pull-up resistor. For selecting typical values, refer to the guidelines for calculating typical values on the bus pull-up resistors graph.

#### SERIAL CLOCK (SCL)

This input is used by a 2-wire master to supply a 2-wire serial clock to the X9119.

## DEVICE ADDRESS (A2-A0)

The Address inputs are used to set the least significant 3 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the Address input in order to initiate communication with the X9119. A maximum of 8 devices may occupy the 2-wire serial bus.

#### HARDWARE WRITE PROTECT INPUT (WP)

The  $\overline{\text{WP}}$  pin when LOW, prevents nonvolatile writes to the Data Registers.

# **Potentiometer Pins**

### $R_H, R_L$

The  $\rm R_{H}$  and  $\rm R_{L}$  pins are equivalent to the terminal connections on a mechanical potentiometer.

#### Rw

The wiper pin are equivalent to the wiper terminal of a mechanical potentiometer.

## **Bias Supply Pins**

# SYSTEM SUPPLY VOLTAGE (V<sub>CC</sub>) AND SUPPLY GROUND (V<sub>SS</sub>)

The  $V_{\mbox{CC}}$  pin is the system supply voltage. The  $V_{\mbox{SS}}$  pin is the system ground.

## **Other Pins**

### **NO CONNECT**

No connect pins should be left open. These pins are used for Intersil manufacturing and testing purposes.

# **Principals of Operation**

The X9119 is an integrated microcircuit incorporating a resistor array and its associated registers and counters and the serial interface logic providing direct communication between the host and the digitally controlled potentiometer. This section provides detail description of the following:

- Resistor Array Description
- Serial Interface Description
- Instruction and Register Description

## **Resistor Array Description**

The X9119 is comprised of a resistor array. The array contains, in effect, 1023 discrete resistive segments that are connected in series (Figure 3 on page 4). The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_H$  and  $R_L$  inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper ( $R_W$ ) output. Within each individual array only one switch may be turned on at a time. These switches are controlled by the Wiper Counter Register (WCR). The 10-bits of the WCR (WCR[9:0]) are decoded to select, and enable, one of 1024 switches.



The WCR may be written directly. The data registers and the WCR can be read and written by the host system.

## **Serial Interface Description**

#### SERIAL INTERFACE

The X9119 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the X9119 will be considered a slave device in all applications.

#### **CLOCK AND DATA CONVENTIONS**

Data states on the SDA line can change only during SCL LOW periods. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figure 6 on page 8).

#### **START CONDITION**

All commands to the X9119 are preceded by the start condition, which is a HIGH to LOW transition of SDA while SCL is HIGH. The X9119 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition is met (Figure 6).

#### **STOP CONDITION**

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA while SCL is HIGH (see Figure 6).

#### ACKNOWLEDGE

Acknowledge is a software convention used to provide a positive handshake between the master and slave devices on the bus to indicate the successful receipt of data. The transmitting device, either the master or the slave, will release the SDA bus after transmitting eight bits. The master generates a ninth clock cycle and during this period the receiver pulls the SDA line LOW to acknowledge that it successfully received the eight bits of data.

The X9119 will respond with an acknowledge after recognition of a start condition and its slave address and once again after successful receipt of the command byte. If the command is followed by a data byte the X9119 will respond with a final acknowledge (see Figure 4).

#### **ACKNOWLEDGE POLLING**

The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile write command the X9119 initiates the internal write cycle. ACK polling, Flow 1 (see Figure 5 on page 5), can be initiated immediately. This involves issuing the start condition followed by the device slave address. If the X9119 is still busy with the write operation, no ACK will be returned. If the X9119 has completed the write operation, an ACK will be returned and the master can then proceed with the next operation.




FIGURE 3. DETAILED POTENTIOMETER BLOCK DIAGRAM SERIAL INTERFACE DESCRIPTION






FIGURE 4. ACKNOWLEDGE RESPONSE FROM RECEIVER




FIGURE 5. FLOW 1. ACK POLLING SEQUENCE

# Instruction and Register Description

# Device Addressing: Identification Byte (ID and A)

Following a start condition, the master must output the address of the slave it is accessing. The most significant four bits of the slave address are the device type identifier. The ID[3:0] bits is the device ID for the X9119; this is fixed as 0101[B] (refer to Table 1).

The A2-A0 bits in the ID byte is the internal slave address. The physical device address is defined by the state of the A2-A0 input pins. The slave address is externally specified by the user. The X9119 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9119 to successfully continue the command sequence.

Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A2–A0 inputs can be actively driven by CMOS input signals or tied to  $V_{CC}$  or  $V_{SS}$ . The  $R/\overline{W}$  bit is the LSB and is be used to program the device for read or write operations.

#### **INSTRUCTION BYTE AND REGISTER SELECTION**

The next byte sent to the X9119 contains the instruction and register pointer information. The three most significant bits are used provide the instruction opcode (IOP[2:0]). The RB and RA bits point to one of the four registers. The format is shown in Table 2.

<u>Table 3</u> provides a complete summary of the instruction set opcodes.

TABLE 1. IDENTIFICATION BYTE FORMAT														
	DEVICE				INTERNAL SLAVE ADDRESS	E	READ OR WRITE BIT							
ID3	ID2 ID1 ID0		A2	A1	A0	R/W								
0	1	0	1											
(MSB)							(LSB)							

#### TABLE 2. INSTRUCTION BYTE FORMAT

	INSTRUCTION OPCODE			REGI SELE	STER CTION		
l2	11	10	0	RB	RA	0	0
(MSB)							(LSB)

REGISTER SELECTED	RB	RA
DR0	0	0
DR1	0	1
DR2	1	0
DR3	1	1

#### TABLE 3. INSTRUCTION SET

				INSTR	UCTIO	N SET											
INSTRUCTION	R/W	l2	۱ı	I <sub>0</sub>	0	RB	RA	0	0	OPERATION							
Read Wiper Counter Register	1	1	0	0	0	0	0	0	0	Read the contents of the wiper counter register.							
Write Wiper Counter Register	0	1	0	1	0	0	0	0	0	Write new value to the wiper counter register.							
Read Data Register	1	1	0	1	0	1/0	1/0	0	0	Read the contents of the data register pointed to RB-RA.							
Write Data Register	0	1	1	0	0	1/0	1/0	0	0	Write new value to the data register pointed to RB-RA.							
XFR Data Register to Wiper Counter Register	1	1	1	0	0	1/0	1/0	0	0	Transfer the contents of the data register pointed to by RB-RA to the wiper counter register.							
XFR Wiper Counter Register to Data Register	0	1	1	1	0	1/0	1/0	0	0	Transfer the contents of the wiper counter register to the data register pointed to by RB-RA.							

NOTE: 1/0 = data is one or zero.

# Instruction and Register Description

## **Device Addressing**

#### WIPER COUNTER REGISTER (WCR)

The X9119 contains a wiper counter register (refer to <u>Table 4</u>) for the XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of 1024 switches along its resistor array. The contents of the WCR can be altered in one of three ways:

- **1**. It may be written directly by the host via the write wiper counter register instruction (serial load).
- 2. It may be written indirectly by transferring the contents of one of four associated data registers via the XFR data register.
- 3. It is loaded with the contents of its data register zero (R0) upon power-up.

The wiper counter register is a volatile register; that is, its contents are lost when the X9119 is powered-down. Although the register is automatically loaded with the value in DRO upon power-up, this may be different from the value present at power-down. Power-up guidelines are recommended to ensure proper loadings of the DRO value into the WCR.

#### DATA REGISTERS (DR0 TO DR3)

The potentiometer has four 10-bit nonvolatile data registers. These can be read or written directly by the host. Data can also be transferred between any of the four data registers and the wiper counter register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

Bit 9 to Bit 0 are used to store one of the 1024 wiper position (0  $\sim$ 1023).

Four of the six instructions are four bytes in length. These instructions are:

- **Read Wiper Counter Register** Reads the current wiper position of the selected potentiometer.
- Write Wiper Counter Register Changes current wiper position of the selected potentiometer.
- **Read Data Register** Reads the contents of the selected Data Register.
- Write Data Register Writes a new value to the selected Data Register.

The basic sequence of the four byte instructions is illustrated in Figure 6 on page 8. These 4-byte instructions exchange data between the WCR and one of the data registers. A transfer from a data register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by  $t_{WRL}$ . A transfer from the WCR (current wiper position), to a data register is a write-to-nonvolatile memory and takes a minimum of  $t_{WR}$  to complete. The transfer can occur between one of the four potentiometers and one of its associated registers.

Two instructions (Figure 7 on page 8) require a 2-byte sequence to complete. These instructions transfer data between the host and the X9119; either between the host and one of the data registers or directly between the host and the wiper counter register. These instructions are:

- XFR Data Register to Wiper Counter Register This transfers the contents of one specified data register to the wiper counter register.
- XFR Wiper Counter Register to Data Register This transfers the contents of the wiper counter register to the specified data register.

See <u>"Instruction Format" on page 8</u> for more details.

#### **POWER-UP AND POWER-DOWN REQUIREMENTS**

There are no restrictions on the power-up condition of V<sub>CC</sub> and the voltages applied to the potentiometer pins provided that the V<sub>CC</sub> is always more positive than or equal to the voltages at R<sub>H</sub>, R<sub>L</sub>, and R<sub>W</sub>, i.e., V<sub>CC</sub>  $\geq$  R<sub>H</sub>, R<sub>L</sub>, R<sub>W</sub>. There are no restrictions on the power-down condition. However, the datasheet parameters for the DCP do not apply until 1ms after V<sub>CC</sub> reaches its final value.

TARI F 4	WIPER CONTROL	L REGISTER, WCR (10-B	T) WCR9-WCR0	USED TO STORE THE	CURRENT WIPER POS	ITION (VOLATILE, V)
			.,,			

WCR9	WCR8	WCR7	WCR6	WCR5	WCR4	WCR3	WCR2	WCR1	WCRO
V	V	v	V	v	v	v	v	V	v
(MSB)									(LSB)

#### TABLE 5. DATA REGISTER, DR (10-BIT), BIT 9-BIT 0: USED TO STORE WIPER POSITIONS OR DATA (NONVOLATILE, NV)

NV         NV<	BIT 9	BIT 8	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT O
MSB LSB	NV									
	MSB									LSB






FIGURE 7. FOUR-BYTE INSTRUCTION SEQUENCE (WRITE OR READ FOR WCR OR DATA REGISTERS)

# **Instruction Format**

#### READ WIPER COUNTER REGISTER (WCR)

s	S DEVICE TYPE DEVICE INSTRUCTION ADDRESSES OPCODE									-	REGISTER ADDRESSES					WIPER POSITION         WIPER POSITION           (SENT BY SLAVE ON SDA)         (SENT BY SLAVE ON SDA)											N)											
т									1	s									s							W	w	м	w	W	W	W	w	W	W	W	м	s
Α	0	1	0	1	A	2	A1	A0		A	1	0	0	0	0	0	0	0	Α	х	Х	Х	Х	х	Х	С	С	Α	С	С	С	С	С	С	С	С	Α	т
R									15	С									С							R	R	С	R	R	R	R	R	R	R	R	С	0
Т									æ	К									к							9	8	к	7	6	5	4	3	2	1	0	κ	Ρ

### WRITE WIPER COUNTER REGISTER (WCR)

s			e ty Fifie		A	DE\ DDR		s			STRI OPC			-		ISTEI ESSI	-		(SE				POS Ste		ON ON S	DA)		(S					TION R ON		A)		
т								0	s									s							W	W	s	w	w	W	W	W	W	W	W	s	s
Α	0	1	0	1	A2	A1	A0	"	Α	1	0	1	0	0	0	0	0	Α	х	х	х	х	х	х	С	С	Α	С	С	С	С	С	С	С	С	Α	т
R								$\leq$	С									С							R	R	С	R	R	R	R	R	R	R	R	С	0
т								۳.	κ									к							9	8	κ	7	6	5	4	3	2	1	0	κ	Ρ

### **READ DATA REGISTER (DR)**

S			e ty Tifie		A		VICE RESS			IN		UCTI ODE		-	REGIS DDRE		-	e	(				Pos Ave		)N I SD/	4)	м	-						dat/ Sdaj	-	м	
ч А R Т	0	1	0	1	A2	A1	AO	$R / \overline{W} = 1$	A C K	1	0	1	0	RB	RA	0	0	A C K	x	x	x	x	x	x	W CR 9	W CR 8	I A	W CR 7	W CR 6	W CR 5	W CR 4	W CR 3	W CR 2	W CR 1	W CR 0	M A C K	5 Т Р

#### WRITE DATA REGISTER (DR)

s	DE ID	EVIC DEN				A	DE <sup>V</sup> DDR			s			stri Opc			-	REGIS DDRE		-							n or R oi										N SD				(AGE CLE
т										0	s									s							w	W	s	w	W	W	W	w	W	W	W	s	s	고오
A	0	1	. (	0	1	A2	A1	A	0	= /	Α	1	1	0	0	RB	RA	0	0	Α	х	Х	Х	Х	Х	х	С	С	Α	С	С	С	С	С	С	С	С	Α	т	Ϋ́Ε
R									1	>	С									С							R	R	С	R	R	R	R	R	R	R	R	С	0	E K
Т										٣	к									κ							9	8	κ	7	6	5	4	3	2	1	0	к	Ρ	Ξ-



#### TRANSFER WIPER COUNTER REGISTER (WCR) TO DATA REGISTER (DR)

S T		evici Den1		_			/ICE ESSE	6	s	IN	STRI OPC	JCTIC ODE			REGIS DDRE		5	s	s	
ч А R T	0	1	0	1	A2	1	A0	R / <u>W</u> = 0	A C K	1	1	1	0	RB	RA	0	0	S A C K	5 T O P	HIGH-VOLTAGE WRITE CYCLE

## TRANSFER DATA REGISTER (DR) TO WIPER COUNTER REGISTER (WCR)

S			E TY IIFIE		A	DE\ DDR	/ICE ESSI	ES	s	IN	ISTRI OPC	UCTIC ODE	ON		REGIS DDRE		5	c	s
ч А R T	0	1	0	1	A2	A1	A0	$R / \overline{W} = 1$	A C K	1	1	0	0	RB	RA	0	0	S A C K	5 T O P

NOTES:

4. A2 ~ A0": stand for the device addresses sent by the master.

5. WCRx refers to wiper position data in the wiper counter register.

#### **Absolute Maximum Ratings**

Voltage on SCL, SDA, or any address input
with respect to V <sub>SS</sub> 1V to +7V
$\Delta V =   (VH - VL)   \dots 5V$
I <sub>W</sub> (10s)

## **Operating Conditions**

Commercial	0°C to +70°C
Industrial	40° to +85°C
Supply Voltage (V <sub>CC</sub> ) Limits ( <u>Note 9</u> )	
X9119	5V ±10%
X9119-2.7	2.7V to 5.5V

## **Thermal Information**

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Lead temperature (soldering, 10s)	
Pb-Free Reflow Profile	see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### Analog Specifications (Over recommended operation conditions unless otherwise stated.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ( <u>Note 13</u> )	ТҮР	MAX ( <u>Note 13</u> )	UNIT
End-to-End Resistance	R <sub>TOTAL</sub>			100		kΩ
End-to-End Resistance Tolerance					±20	%
Power Rating		+25°C, each pot			50	mW
Wiper Current	Iw				±3	mA
Wiper Resistance	R <sub>W</sub>	Wiper Current = $\pm 50\mu$ A, V <sub>CC</sub> = 5V		40	110	Ω
		Wiper Current = $\pm$ 50µA, V <sub>CC</sub> = 3V	-	150	300	Ω
Voltage on any R <sub>H</sub> or R <sub>L</sub> Pin	V <sub>TERM</sub>	V <sub>SS</sub> = 0V	V <sub>SS</sub>		5	۷
Noise		Ref: 1V		-120		dBV
Resolution				0.1		%
Absolute Linearity ( <u>Note 6</u> )		$R_{w(n)(actual)} - R_{w(n)(expected)}$ , where n = 8 to 1006			±1.5	MI ( <u>Note 8</u> )
		R <sub>w(n)(actual)</sub> - R <sub>w(n)(expected)</sub> ( <u>Note 9</u> )		±1.5	±2.0	MI ( <u>Note 8</u> )
Relative Linearity ( <u>Note 7</u> )		$R_{w(m + 1)} - [R_{w(m)} + MI]$ , where m = 8 to 1006			±0.5	MI ( <u>Note 8</u> )
		$R_{w(m + 1)} - [R_{w(m)} + MI] (Note 9)$		±0.5	±1.0	MI ( <u>Note 8</u> )
Temperature Coefficient of R <sub>TOTAL</sub>				±300		ppm/°C
Ratiometric Temperature Coefficient				20		ppm/°C
Potentiometer Capacitances	C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	See Macro model		10/10/25		pF

NOTES:

6. Absolute linearity is utilized to determine actual wiper voltage vs expected voltage as determined by wiper position when used as a potentiometer.

7. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

8. MI =  $R_{TOT}/1023$  or  $(R_H - R_L)/1023$ , single potentiometer

9. n = 0, 1, 2, ...,1023; m = 0, 1, 2, ..., 1022.

10. ESD Rating on R<sub>H</sub>, R<sub>L</sub>, R<sub>W</sub> pins is 1.5kV (HBM, 1.0µA leakage maximum), ESD rating on all other pins is 2.0kV.



PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub> Supply Current (Active)	ICC1	f <sub>SCL</sub> = 400kHz; V <sub>CC</sub> = +5.5V; SDA = Open; (for 2-wire, active, read and volatile write states only)			3	mA
V <sub>CC</sub> Supply Current (Nonvolatile Write)	I <sub>CC2</sub>	f <sub>SCL</sub> = 400kHz; V <sub>CC</sub> = +5.5V; SDA = Open; (for 2-wire, active, non-volatile write state only)			5	mA
V <sub>CC</sub> Current (Standby)	I <sub>SB</sub>	$V_{CC}$ = +5.5V; $V_{IN}$ = $V_{SS}$ or $V_{CC}$ ; SDA = $V_{CC}$ ; (for 2-wire, standby state only)			3	μA
Input Leakage Current	ι <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>			10	μA
Output Leakage Current	ILO	$V_{OUT} = V_{SS} \text{ to } V_{CC}$			10	μA
Input HIGH Voltage	VIH		V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 1	v
Input LOW Voltage	VIL		-1		V <sub>CC</sub> x 0.3	v
Output LOW Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3mA			0.4	v
Output HIGH Voltage	V <sub>OH</sub>					

#### **Operating Specifications** (Over the recommended operating conditions unless otherwise specified.)

## **Endurance and Data Retention**

PARAMETER	MIN	UNITS
Minimum Endurance	100,000	Data changes per bit per register
Data Retention	100	years

#### Capacitance

TEST	SYMBOL	TEST CONDITIONS	МАХ	UNIT
Input/Output Capacitance (SI)	CIN/OUT (Note 11)	V <sub>OUT</sub> = 0V	8	pF
Input Capacitance (SCL, WP, A1 and A0)	CIN (Note 11)	V <sub>IN</sub> = OV	6	pF

#### **Power-Up Timing**

PARAMETER	SYMBOL	MIN	МАХ	UNIT
V <sub>CC</sub> Power-Up Rate	t <sub>r</sub> V <sub>CC</sub> ( <u>Note 11</u> )	0.2	50	V/ms
Power-Up to Initiation Of Read Operation	t <sub>PUR</sub> ( <u>Note 12</u> )		1	ms
Power-Up to Initiation Of Write Operation	t <sub>PUW</sub> ( <u>Note 12</u> )		50	ms

NOTES:

11. Limits should be considered typical and are not production tested.

12. t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the (last) power supply (Vcc-) is stable until the specific instruction can be issued. These parameters are not 100% tested.


13. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

## **AC Test Conditions**

Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9	
Input Rise and Fall Times	10ns	
Input and Output Timing Level	V <sub>CC</sub> x 0.5	



# **Equivalent A.C. Load Circuit**



## **AC Timing High-Voltage Write Cycle Timing**

PARAMETER	SYMBOL	MIN	MAX	UNIT
Clock Frequency	fscl		400	kHz
Clock Cycle Time	tcyc	2500		ns
Clock High Time	t <sub>HIGH</sub>	600		ns
Clock Low Time	tLOW	1300		ns
Start Set-Up Time	<sup>t</sup> su:sta	600		ns
Start Hold Time	<sup>t</sup> hd:sta	600		ns
Stop Set-Up Time	t <sub>SU:STO</sub>	600		ns
SDA Data Input Set-Up Time	t <sub>SU:DAT</sub>	100		ns
SDA Data Input Hold Time	t <sub>HD:DAT</sub>	0		ns
SCL and SDA Rise Time	t <sub>R</sub>		300	ns
SCL and SDA Fall Time	t <sub>F</sub>		300	ns
SCL Low to SDA Data Output Valid Time	t <sub>AA</sub>	250		ns
SDA Data Output Hold Time	t <sub>DH</sub>	0		ns
Noise Suppression Time Constant at SCL and SDA Inputs	т	50		ns
Bus Free Time (Prior to Any Transmission)	t <sub>BUF</sub>	1300		ns
A0, A1, A2 Set-Up Time	t <sub>su:wpa</sub>	0		ns
A0, A1, A2 Hold Time	thd:wpa	0		ns

## **High-Voltage Write Cycle Timing**

PARAMETER	SYMBOL	TYP	MAX	UNIT
High-Voltage Write Cycle Time (Store Instructions)	t <sub>WR</sub>	5	10	ms

## **XDCP** Timing


PARAMETER	SYMBOL	MIN	MAX	UNIT
Wiper Response Time After the Third (Last) Power Supply is Stable	<sup>t</sup> wrpo	5	10	μs
Wiper Response Time After Instruction Issued (All Load Instructions)	twrl	5	10	μs



# **Symbol Table**


-			
w	AVEFORM	INPUTS	OUTPUTS
_		Must be steady	Will be steady
_	<u>////</u>	May change from LOW to HIGH	Will change from LOW to HIGH
_		May change from HIGH to LOW	Will change from HIGH to LOW
$\supset$		Don't Care: Changes Allowed	Changing: State Not Known
$\geq$		N/A	Center Line is HIGH Impedance

# **Timing Diagrams**





# **Timing Diagrams**








FIGURE 12. WRITE PROTECT AND DEVICE ADDRESS PINS TIMING

# **Applications information**

## **Basic Configurations of Electronic Potentiometers**




FIGURE 13. THREE-TERMINAL POTENTIOMETER; VARIABLE VOLTAGE DIVIDER

# **Application Circuits**




FIGURE 15. NONINVERTING AMPLIFIER




FIGURE 17. OFFSET VOLTAGE ADJUSTMENT




FIGURE 14. TWO-TERMINAL VARIABLE RESISTOR; VARIABLE CURRENT






FIGURE 16. VOLTAGE REGULATOR




#### FIGURE 18. COMPARATOR WITH HYSTERESIS

# Application Circuits (Continued)



V<sub>0</sub> = G V<sub>S</sub> -1/2£G£+1/2

FIGURE 19. ATTENUATOR



G<sub>O</sub> = 1 + R<sub>2</sub>/R<sub>1</sub> fc = 1/(2pRC)

FIGURE 20. FILTER




FIGURE 21. INVERTING AMPLIFIER





FIGURE 22. EQUIVALENT L-R CIRCUIT



FREQUENCY  $\mu$  R<sub>1</sub>, R<sub>2</sub>, C AMPLITUDE  $\mu$  R<sub>A</sub>, R<sub>B</sub>

FIGURE 23. FUNCTION GENERATOR



<b>Revision History</b>	The revision history provided is for informational purposes only and is believed to be accurate, but not warranted.
Please go to the web to make sure the	at you have the latest revision.

DATE	REVISION	CHANGE
July 5, 2016	FN8162.5	Updated entire datasheet applying Intersil's new standards. Updated title. Updated ordering Information table by removing obsolete parts, updating Note 1 and adding Note 3. Removed Lead temperature (soldering, 10s) from the Thermal Information section on page 10. Updated Absolute Linearity maximum specification from "±1" to "±1.5". Added Revision History and About Intersil sections. Updated POD to the latest revision changes are as follows: Updated drawing to remove table and added land pattern.

# **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2005-2016. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <a href="http://www.intersil.com/en/support/qualandreliability.html">www.intersil.com/en/support/qualandreliability.html</a>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com


FN8162 Rev 5.00 July 5, 2016




# **Package Outline Drawing**


M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 3, 10/09













TYPICAL RECOMMENDED LAND PATTERN





#### NOTES:

- 1. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in ( ) are for reference only.
- 7. Conforms to JEDEC MO-153, variation AB-1.



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital Potentiometer ICs category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

 604-00010
 CAT5111VI-00-GT3
 CAT5111VI-10-GT3
 CAT5110TBI-10GT3
 CAT5111LI-10-G
 CAT5112VI-00-GT3
 CAT5112VI-50-GT3

 CAT5112ZI-10-GT3
 X9C103S
 MAX5438EUB+T
 MAX5430BEKA+T
 MAX5430AEKA+T
 DS1267BS-050+T/R
 DS3930E+T&R

 MAX53395NATA+T
 DS3501U+T&R
 MAX5394MATA+T
 MAX5386NATE+T
 CAT5110TBI-50GT3
 CAT5113ZI50
 DS1801S+T&R

 MAX5387NAUD+T
 CAT5112ZI-50-GT3
 MAX5483EUD+T
 DS3501U+H
 MAX5437EUD+T
 CAT5137SDI-10GT3
 CAT5111YI-10-GT3

 MAX5434NEZT+T
 DS1809Z-010+C
 AD5144TRUZ10-EP
 MCP4251-503EML
 MCP4252-103EMF
 MCP4332-502E/ST
 MCP4352-104EST

 MCP4452-103EST
 MCP4541T-104E/MS
 MCP4551T-103E/MS
 MCP4562T-103EMF
 MCP4631-502E/ST

 MCP4631T-103EST
 MCP4641-502E/ST
 MCP4651T-103E/ML
 MCP4651T-503E/ML
 MCP4652T-103EMF
 MCP4661T-503EML

 MCP4662T-103E/MF
 MCP4012T-202ECH
 MCP4023T-503ECH
 MCP4652T-103E/MF
 MCP4661T-503E/ML