## FEATURES

- Four potentiometers per package
- 64 resistor taps
- SPI serial interface for write, read, and transfer operations of the potentiometer
- Wiper resistance, $40 \Omega$ typical at 5 V .
- Four non-volatile data registers for each potentiometer
- Non-volatile storage of multiple wiper position
- Power-on recall. Loads saved wiper position on power-up.
- Standby current < 1 A A max
- System $\mathrm{V}_{\text {cc }}$ : 2.7V to 5.5 V operation
- Analog $\mathrm{V}^{+} / \mathrm{V}^{-}$: -5 V to +5 V
- $10 \mathrm{k} \Omega, 2.5 \mathrm{k} \Omega$ end to end resistance
- 100 yr. data retention
- Endurance: 100,000 data changes per bit per register
- Low power CMOS
- 24 Ld SOIC and 24 Ld TSSOP
- Pb-free plus anneal available (RoHS compliant)


## DESCRIPTION

The X9400 integrates four digitally controlled potentiometers (XDCPs) on a monolithic CMOS integrated circuit.

The digitally controlled potentiometer is implemented using 63 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI serial bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and four nonvolatile Data Registers (DR0-3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power-up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.

## BLOCK DIAGRAM



## Ordering Information

| PART NUMBER | PART MARKING | $V_{C C}$ LIMITS <br> (V) | POTENTIOMETER ORGANIZATION (k $\Omega$ ) | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X9400WS24ZT1 (Note) (No longer available, recommended replacement: X9400WS24IZT1) | X9400WS Z | $5 \pm 10 \%$ | 10 | 0 to +70 | 24 Ld SOIC ( 300 mil ) (Pb-free) Tape and Reel | M24.3 |
| X9400WS24IZ* (Note) | X9400WS ZI |  |  | -40 to +85 | 24 Ld SOIC ( 300 mil ) <br> (Pb-free) | M24.3 |
| X9400WV24IZ* (Note) | X9400WV ZI |  |  | -40 to +85 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400WV24Z* (Note) (No longer available, recommended replacement: X9400WS24IZT1) | X9400WV Z |  |  | 0 to +70 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400WS24IZ-2.7* (Note) | X9400WS ZG | 2.7 to 5.5 |  | -40 to +85 | 24 Ld SOIC ( 300 mil ) <br> (Pb-free) | M24.3 |
| X9400WV24IZ-2.7* (Note) (No longer available, recommended replacement: X9400WS24IZT1) | X9400WV ZG |  |  | -40 to +85 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |
| X9400WV24Z-2.7* (Note) (No longer available, recommended replacement: X9400WS24IZT1) | X9400WV ZF |  |  | 0 to +70 | 24 Ld TSSOP (4.4mm) (Pb-free) | MDP0044 |

*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## PIN DESCRIPTIONS

## Host Interface Pins

## Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

## Serial Input

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

## Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9400.

## Chip Select ( $\overline{\mathbf{C S}}$ )

When $\overline{\mathrm{CS}}$ is HIGH, the X9400 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. $\overline{\mathrm{CS}}$ LOW enables the X9400, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on $\overline{\mathrm{CS}}$ is required prior to the start of any operation.

## Hold (HOLD)

$\overline{H O L D}$ is used in conjunction with the $\overline{\mathrm{CS}}$ pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting
the serial sequence. To pause, $\overline{\mathrm{HOLD}}$ must be brought LOW while SCK is LOW. To resume communication, $\overline{\text { HOLD }}$ is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

## Device Address ( $\mathrm{A}_{0}-\mathrm{A}_{1}$ )

The address inputs are used to set the least significant 2 bits of the 8 -bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9400. A maximum of 4 devices may occupy the SPI serial bus.

## Potentiometer Pins

$\mathbf{V}_{\mathbf{H}} / \mathbf{R}_{\mathrm{H}}\left(\mathbf{V}_{\mathrm{H} 0} / \mathrm{R}_{\mathrm{H} 0}-\mathrm{V}_{\mathrm{H} 3} / \mathrm{R}_{\mathrm{H} 3}\right), \mathrm{V}_{\mathrm{L}} / \mathrm{R}_{\mathrm{L}}\left(\mathrm{V}_{\mathrm{L} 0} / \mathrm{R}_{\mathrm{L} 0}-\mathrm{V}_{\mathrm{L} 3} / \mathrm{R}_{\mathrm{L} 3}\right)$ The $V_{H} / R_{H}$ and $V_{L} / R_{L}$ inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

## $\mathrm{V}_{\mathrm{W}} / \mathrm{R}_{\mathrm{W}}\left(\mathrm{V}_{\mathrm{W} 0} / \mathrm{R}_{\mathrm{W} 0}-\mathrm{V}_{\mathrm{W} 3} / \mathrm{R}_{\mathrm{W} 3}\right)$

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.

## Hardware Write Protect Input (WP)

The $\overline{W P}$ pin when LOW prevents nonvolatile writes to the Data Registers.

## Analog Supplies (V+, V-)

The analog Supplies $\mathrm{V}+$, V - are the supply voltages for the XDCP analog section.

## PIN CONFIGURATION



## PIN NAMES

| Symbol | Description |
| :--- | :--- |
| SCK | Serial Clock |
| SI, SO | Serial Data |
| $\mathrm{A}_{\mathrm{O}}-\mathrm{A}_{1}$ | Device Address |
| $\mathrm{V}_{\mathrm{HO}} / R_{\mathrm{HO}}-\mathrm{V}_{\mathrm{H3}} / R_{\mathrm{H} 3}$, | Potentiometer Pins (terminal <br> $\mathrm{V}_{\mathrm{LO}} / \mathrm{R}_{\mathrm{LO}}-\mathrm{V}_{\mathrm{L} 3} / R_{\mathrm{L3}}$ |
| $\mathrm{~V}_{\mathrm{W} 0} / \mathrm{R}_{\mathrm{WO}}-\mathrm{V}_{\mathrm{W} 1} / R_{\mathrm{W} 1}$ | Potententiometer Pins (wiper <br> equivalent) |
| $\overline{\mathrm{WP}}$ | Hardware Write Protection |
| $\mathrm{V}_{\mathrm{CC}}$ | System Supply Voltage |
| $\mathrm{V}_{\mathrm{SS}}$ | System Ground |
| NC | No Connection |

## DEVICE DESCRIPTION

The X9400 is a highly integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers.

## Serial Interface

The X9400 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. CS must be LOW and the $\overline{\text { HOLD }}$ and $\overline{W P}$ pins must be HIGH during the entire operation.
The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

## Array Description

The X9400 is comprised of four resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $\mathrm{V}_{\mathrm{H}} / \mathrm{R}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}} / \mathrm{R}_{\mathrm{L}}$ inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper $\left(\mathrm{V}_{\mathrm{W}} / \mathrm{R}_{\mathrm{W}}\right)$ output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a wiper counter register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

## Wiper Counter Register (WCR)

The X9400 contains four Wiper Counter Registers, one for each XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register or global XFR data register instructions (parallel load); it can be modified one step at a time by the increment/decrement instruction. Finally, it is loaded with the contents of its Data Register zero (DRO) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9400 is powered-down. Although the register is automatically loaded with the value in DR0 upon power-up, this may be different from the value present at power-down.

## Data Registers

Each potentiometer has four 6-bit nonvolatile Data Registers. These can be read or written directly by the host. Data can also be transferred between any of the four Data Registers and the associated Wiper Counter Register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10 ms .

If the application does not require storage of multiple settings for the potentiometer, the Data Registers can be used as regular memory locations for system parameters or user preference data.

## Data Register Detail

(MSB)

| D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NV | NV | NV | NV | NV | NV |

Figure 1. Detailed Potentiometer Block Diagram


## Write in Process

The contents of the Data Registers are saved to nonvolatile memory when the CS pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a write in process bit (WIP). The WIP bit is read with a read status command.

## INSTRUCTIONS

## Identification (ID) Byte

The first byte sent to the X9400 from the host, following a $\overline{\mathrm{CS}}$ going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier, for the X9400 this is fixed as 0101[B] (refer to Figure 2).

The two least significant bits in the ID byte select one of four devices on the bus. The physical device address is defined by the state of the $\mathrm{A}_{0}-\mathrm{A}_{1}$ input pins. The X9400 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9400 to successfully continue the command sequence. The $A_{0}-A_{1}$ inputs can be actively driven by CMOS input signals or tied to $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$.

The remaining two bits in the slave byte must be set to 0 .

Figure 2. Identification Byte Format


## Instruction Byte

The next byte sent to the X9400 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the four pots and, when applicable, they point to one of four associated registers. The format is shown below in Figure 3.

Figure 3. Instruction Byte Format


The four high order bits of the instruction byte specify the operation. The next two bits ( $\mathrm{R}_{1}$ and $\mathrm{R}_{0}$ ) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last two bits ( $\mathrm{P}_{1}$ and $\mathrm{P}_{0}$ ) selects which one of the four potentiometers is to be affected by the instruction.

Four of the ten instructions are two bytes in length and end with the transmission of the instruction byte. These instructions are:

- XFR Data Register to Wiper Counter Register-This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register -This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
- Global XFR Data Register to Wiper Counter Register This transfers the contents of all specified Data Registers to the associated Wiper Counter Registers.
- Global XFR Wiper Counter Register to Data Register This transfers the contents of all Wiper Counter Registers to the specified associated Data Registers.
The basic sequence of the two byte instructions is illustrated in Figure 4. These two-byte instructions exchange data between the WCR and one of the data registers. A transfer from a Data Register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by twRL. A transfer from the WCR (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of $\mathrm{t}_{\mathrm{WR}}$ to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register.

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9400; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- Read Wiper Counter Register-read the current wiper position of the selected pot,
- Write Wiper Counter Register-change current wiper position of the selected pot,
- Read Data Register-read the contents of the selected data register;
- Write Data Register-write a new value to the selected data register.
- Read Status-This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.
The sequence of these operations is shown in Figure 5 and Figure 6.

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse ( $\mathrm{t}_{\mathrm{HIGH}}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the $\mathrm{V}_{\mathrm{H}} / \mathrm{R}_{\mathrm{H}}$ terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the $V_{L} / R_{L}$ terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 7 and Figure 8.

Figure 4. Two-Byte Instruction Sequence


Figure 5. Three-Byte Instruction Sequence (Write)


Figure 6. Three-Byte Instruction Sequence (Read)


Figure 7. Increment/Decrement Instruction Sequence


Figure 8. Increment/Decrement Timing Limits


Table 1. Instruction Set

| Instruction | Instruction Set |  |  |  |  |  |  |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |  |
| Read Wiper Counter Register | 1 | 0 | 0 | 1 | - | 0 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | Read the contents of the Wiper Counter Register pointed to by $P_{1}-P_{0}$ |
| Write Wiper Counter Register | 1 | 0 | 1 | 0 | 0 | 0 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | Write new value to the Wiper Counter Register pointed to by $\mathrm{P}_{1}-\mathrm{P}_{0}$ |
| Read Data Register | 1 | 0 | 1 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | Read the contents of the Data Register pointed to by $P_{1}-P_{0}$ and $R_{1}-R_{0}$ |
| Write Data Register | 1 | 1 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | Write new value to the Data Register pointed to by $P_{1}-P_{0}$ and $R_{1}-R_{0}$ |
| XFR Data Register to Wiper Counter Register | 1 | 1 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | Transfer the contents of the Data Register pointed to by $R_{1}-R_{0}$ to the Wiper Counter Register pointed to by $P_{1}-P_{0}$ |
| XFR Wiper Counter Register to Data Register | 1 | 1 | 1 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | Transfer the contents of the Wiper Counter Register pointed to by $\mathrm{P}_{1}$ - $\mathrm{P}_{0}$ to the Register pointed to by $\mathrm{R}_{1}-\mathrm{R}_{0}$ |
| Global XFR Data Register to Wiper Counter Register | 0 | 0 | 0 | 1 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 0 | 0 | Transfer the contents of the Data Registers pointed to by $R_{1}-R_{0}$ of all four pots to their respective Wiper Counter Register |
| Global XFR Wiper Counter Register to Data Register | 1 | 0 | 0 | 0 | $\mathrm{R}_{1}$ | $\mathrm{R}_{0}$ | 0 | 0 | Transfer the contents of all Wiper Counter Registers to their respective data Registers pointed to by $R_{1}-R_{0}$ of all four pots |
| Increment/Decrement Wiper Counter Register | 0 | 0 | 1 | 0 | 0 | 0 | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ | Enable Increment/decrement of the Wiper Counter Register pointed to by $\mathrm{P}_{1}-\mathrm{P}_{0}$ |
| Read Status (WIP bit) | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | Read the status of the internal write cycle, by checking the WIP bit. |

## Instruction Format

Notes: (1) "A1~A0": stands for the device addresses sent by the master.
(2) WPx refers to wiper position data in the Counter Register
(3) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
(4) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

Read Wiper Counter Register (WCR)

| $\overline{\mathrm{CS}}$ | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | WCR <br> addresses |  |  |  | wiper position(sent by X9400 on SO) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 0 | 0 | 1 | 0 | 0 | P 1 | P 0 | 0 | 0 |  | W | W | W $P$ 2 | W P 1 |  |  |

Write Wiper Counter Register (WCR)

| $\overline{\mathrm{CS}}$ | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | WCR addresses |  |  |  | Data Byte (sent by Host on SI) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A | A | 1 | 0 | 1 | 0 | 0 | 0 | P 1 | P | 0 | 0 P | P | W | W | W |  |  |

## Read Data Register (DR)

| CS | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | DR and WCR addresses |  |  |  | $\begin{gathered} \text { Data Byte } \\ \text { (sent by X9400 on SO) } \end{gathered}$ |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 0 | 1 | 1 | $R$ 1 | $R$ 0 | P 1 | P 0 | 0 | 0 | W P 5 | 4 | W | W | W P 1 | W |  |

## Write Data Register (DR)

| $\overline{\mathrm{CS}}$ | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | DR and WCR addresses |  |  |  | Data Byte (sent by host on SI ) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 1 | 1 | 0 | 0 | $R$ 1 | $R$ 0 | P 1 | P 0 | 0 | 0 | W <br> P <br> 5 | P | W P 3 | N | W P 1 | W P 0 |  |  |

Transfer Data Register (DR) to Wiper Counter Register (WCR)

| $\overline{\mathrm{CS}}$ | device type identifier |  |  |  | device addresses |  |  |  |  | instruction opcode |  |  |  | DR and WCR addresses |  |  |  | $\overline{\mathrm{CS}}$ Rising Edge |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 |  |  | A | 1 | 1 | 0 | 1 | R | R | 1 |  |  |  |

Transfer Wiper Counter Register (WCR) to Data Register (DR)

| CS | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | DR and WCR addresses |  |  |  | $\overline{C S}$ Rising Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | 1 | A | 1 | 1 | 1 | 0 | R | R | P | P |  |  |

Increment/Decrement Wiper Counter Register (WCR)


## Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

|  | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | DR <br> addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 0 | 0 | 0 | 1 | R 1 | R 0 | 0 |  |  |  |

## Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

| S | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  |  | DR <br> addresses |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising <br> Edge | HIGH-VOLTAGE WRITE CYCLE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Edge | 0 | 1 | 0 | 1 | 0 | 0 | 1 | A | 1 | 0 | 0 | 0 | 0 | $R$ 1 | $R$ 0 | 0 | 0 |  |  |

## Read Status

| $\overline{\mathrm{CS}}$ | device type identifier |  |  |  | device addresses |  |  |  | instruction opcode |  |  |  | wiper addresses |  |  |  | Data Byte (sent by X9400 on SO) |  |  |  |  |  |  |  | $\overline{\mathrm{CS}}$ <br> Rising Edge |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Falling Edge | 0 | 1 | 0 | 1 | 0 | 0 | A 1 | A 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | P |  |



## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Device | Supply Voltage (VCC) Limits |
| :---: | :---: |
| X 9400 | $5 \mathrm{~V} \pm 10 \%$ |
| $\mathrm{X} 9400-2.7$ | 2.7 V to 5.5 V |

ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

| Symbol | Parameter |  | Limits |  |  |  | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Unit |  |
| RTOTAL | End to end resistance |  |  |  | $\pm 20$ | \% |  |
|  | Power rating |  |  |  | 50 | mW | $25^{\circ} \mathrm{C}$, each pot |
| Iw | Wiper current |  |  |  | $\pm 6$ | mA |  |
| RW | Wiper resistance |  |  | 150 | 250 | $\Omega$ | $\begin{aligned} & \text { Wiper Current }= \pm 1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=3 \mathrm{~V} \end{aligned}$ |
|  |  |  |  | 40 | 100 | $\Omega$ | $\begin{aligned} & \text { Wiper Current }= \pm 1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \end{aligned}$ |
| Vv+ | Voltage on V+ Pin | X9400 | +4.5 |  | +5.5 | V |  |
|  |  | X9400-2.7 | +2.7 |  | +5.5 |  |  |
| V v- | Voltage on V- Pin | X9400 | -5.5 |  | -4.5 | V |  |
|  |  | X9400-2.7 | -5.5 |  | -2.7 |  |  |
| $\mathrm{V}_{\text {TERM }}$ | Voltage on any $\mathrm{V}_{\mathrm{H}} / \mathrm{R}_{\mathrm{H}}$ or $\mathrm{V}_{\mathrm{L}} / \mathrm{R}_{\mathrm{L}}$ Pin |  | V- |  | V+ | V |  |
|  | Noise |  |  | -120 |  | dBV | Ref: 1kHz |
|  | Resolution |  |  | 1.6 |  | \% |  |
|  | Absolute linearity ${ }^{(1)}$ |  | -1 |  | +1 | MI ${ }^{(3)}$ | $\mathrm{R}_{\mathrm{w}(\mathrm{n})(\text { actual) }}-\mathrm{R}_{\mathrm{w}(\mathrm{n}) \text { (expected) }}$ |
|  | Relative linearity ${ }^{(2)}$ |  | -0.2 |  | +0.2 | M ${ }^{(3)}$ | $\mathrm{R}_{\mathrm{w}(\mathrm{n}+1)}-\left[\mathrm{R}_{\mathrm{w}(\mathrm{n})+\mathrm{Ml}}\right]$ |
|  | Temperature coefficient of RTOTAL |  |  | $\pm 300$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |  |
|  | Ratiometric temp. coefficient |  |  |  | $\pm 20$ | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{\mathrm{L}} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer capacitances |  |  | 10/10/25 |  | pF | See Spice Macromodel |
| $\mathrm{I}_{\mathrm{AL}}$ | $\mathrm{R}_{\mathrm{H}}, \mathrm{R}_{\mathrm{L}}, \mathrm{R}_{\mathrm{W}}$ leakage current |  |  | 0.1 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{CC}}$. Device is in stand-by mode. |

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.
(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
(3) $\mathrm{MI}=\mathrm{RTOT} / 63$ or $\left(\mathrm{R}_{\mathrm{H}}-\mathrm{R}_{\mathrm{L}}\right) / 63$, single pot
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

| Symbol | Parameter |  |  |  |  | Limits |  |  |  | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## ENDURANCE AND DATA RETENTION

| Parameter | Min. | Unit |
| :---: | :---: | :---: |
| Minimum endurance | 100,000 | Data changes per bit per register |
| Data retention | 100 | years |

## CAPACITANCE

| Symbol | Test | Max. | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {OUT }}{ }^{(4)}$ | Output capacitance (SO) | 8 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}{ }^{(4)}$ | Input capacitance (AO, A1, SI, and SCK) | 6 | pF | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |

## POWER-UP TIMING

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| tPUR $^{(5)}$ | Power-up to initiation of read operation |  | 1 | ms |
| $\mathrm{t}_{\text {PUW }}{ }^{(5)}$ | Power-up to initiation of write operation |  | 5 | ms |
| $\mathrm{t}_{\mathrm{R}} \mathrm{V}_{\mathrm{CC}}{ }^{(4)}$ | $\mathrm{V}_{\text {CC }}$ Power-up ramp | 0.2 | 50 | $\mathrm{~V} / \mathrm{msec}$ |

POWER-UP REQUIREMENTS (Power-up sequencing can affect correct recall of the wiper registers)
The preferred power-on sequence is as follows: First $\mathrm{V}_{\mathrm{CC}}$, then the potentiometer pins, $\mathrm{R}_{\mathrm{H}}, \mathrm{R}_{\mathrm{L}}$, and $\mathrm{R}_{\mathrm{W}}$. Voltage should not be applied to the potentiometer pins before $\mathrm{V}+$ or V - is applied. The $\mathrm{V}_{\mathrm{CC}}$ ramp rate specification should be met, and any glitches or slope changes in the $\mathrm{V}_{\mathrm{CC}}$ line should be held to $<100 \mathrm{mV}$ if possible. If $\mathrm{V}_{\mathrm{CC}}$ powers down, it should be held below 0.1 V for more than 1 second before powering up again in order for proper wiper register recall. Also, $\mathrm{V}_{\mathrm{CC}}$ should not reverse polarity by more than 0.5 V . Recall of wiper position will not be complete until $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}+$ and V -reach their final value.

EQUIVALENT A.C. LOAD CIRCUIT


## A.C. TEST CONDITIONS

| Input pulse levels | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ to $\mathrm{V}_{\mathrm{CC}} \times 0.9$ |
| :--- | :--- |
| Input rise and fall times | 10 ns |
| Input and output timing level | $\mathrm{V}_{\mathrm{CC}} \times 0.5$ |

Notes: (4) This parameter is periodically sampled and not $100 \%$ tested
(5) tpUR and tpuw are the delays required from the time the third (last) power supply ( $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}+$ or V -) is stable until the specific instruction can be issued. These parameters are periodically sampled and not $100 \%$ tested.

## SPICE Macro Model

(

## SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
| :--- | :--- | :--- |
|  | Must be <br> steady | Will be <br> steady |
|  | May change <br> from Low to <br> High <br> May change <br> from High to <br> Low | Will change <br> from Low to <br> High <br> Will change <br> from High to <br> Low |
| Don't Care: |  |  |
| Changes |  |  |
| Allowed |  |  |
| N/A |  |  |$\quad$| Changing: |
| :--- |
| State Not |
| Known |

## AC TIMING

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCK }}$ | SSI/SPI clock frequency |  | 2.0 | MHz |
| ${ }^{\text {t }}$ CYC | SSI/SPI clock cycle time | 500 |  | ns |
| ${ }^{\text {twh }}$ | SSI/SPI clock high time | 200 |  | ns |
| $\mathrm{t}_{\text {WL }}$ | SSI/SPI clock low time | 200 |  | ns |
| tLEAD | Lead time | 250 |  | ns |
| thag | Lag time | 250 |  | ns |
| tsu | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ input setup time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ input hold time | 50 |  | ns |
| $\mathrm{t}_{\mathrm{RI}}$ | SI, SCK, $\overline{\text { HOLD }}$ and $\overline{\mathrm{CS}}$ input rise time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {FI }}$ | SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ input fall time |  | 2 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {DIS }}$ | SO output disable time | 0 | 500 | ns |
| tv | SO output valid time |  | 100 | ns |
| $\mathrm{t}_{\mathrm{HO}}$ | SO output hold time | 0 |  | ns |
| $\mathrm{t}_{\mathrm{RO}}$ | SO output rise time |  | 50 | ns |
| $\mathrm{t}_{\text {FO }}$ | SO output fall time |  | 50 | ns |
| thold | $\overline{\text { HOLD }}$ time | 400 |  | ns |
| $\mathrm{t}_{\mathrm{HSU}}$ | HOLD setup time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HH}}$ | HOLD hold time | 100 |  | ns |
| $\mathrm{t}_{\mathrm{HZ}}$ | HOLD low to output in High Z |  | 100 | ns |
| tLZ | $\overline{\text { HOLD }}$ high to output in Low Z |  | 100 | ns |
| $\mathrm{T}_{1}$ | Noise suppression time constant at SI, SCK, $\overline{\mathrm{HOLD}}$ and $\overline{\mathrm{CS}}$ inputs |  | 20 | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | $\overline{\mathrm{CS}}$ deselect time | 2 |  | $\mu \mathrm{s}$ |
| twPASU | $\overline{\mathrm{WP}}, \mathrm{AO}$ and A 1 setup time | 0 |  | ns |
| tWPAH | $\overline{\mathrm{WP}}, \mathrm{A}$ O and A1 hold time | 0 |  | ns |

HIGH-VOLTAGE WRITE CYCLE TIMING

| Symbol | Parameter | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| twR | High-voltage write cycle time (store instructions) | 5 | 10 | ms |

## XDCP TIMING

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| twRPO | Wiper response time after the third (last) power supply is stable |  | 10 | $\mu \mathrm{~s}$ |
| twRL | Wiper response time after instruction issued (all load instructions) |  | 10 | $\mu \mathrm{~s}$ |
| t $^{\text {WRID }}$ | Wiper response time from an active SCL/SCK edge (increment/decrement instruction) |  | 450 | ns |

## TIMING DIAGRAMS

Input Timing
SO

## Output Timing



Hold Timing


XDCP Timing (for All Load Instructions)


XDCP Timing (for Increment/Decrement Instruction)


Write Protect and Device Address Pins Timing
$\overline{\mathrm{CS}}$

## APPLICATIONS INFORMATION

## Basic Configurations of Electronic Potentiometers



Three terminal Potentiometer; Variable voltage divider


Two terminal Variable Resistor; Variable current

## Application Circuits

Noninverting Amplifier


$$
\mathrm{V}_{\mathrm{O}}=\left(1+\mathrm{R}_{2} / \mathrm{R}_{1}\right) \mathrm{V}_{\mathrm{S}}
$$

Voltage Regulator


## Comparator with Hysteresis


$\mathrm{V}_{\mathrm{UL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}$ (max)
$\mathrm{V}_{\mathrm{LL}}=\left\{\mathrm{R}_{1} /\left(\mathrm{R}_{1}+\mathrm{R}_{2}\right)\right\} \mathrm{V}_{\mathrm{O}}(\min )$

## Application Circuits (continued)


$\mathrm{V}_{\mathrm{O}}=\mathrm{G} \mathrm{V}_{\mathrm{S}}$
$-1 / 2 \leq G \leq+1 / 2$

Inverting Amplifier


$$
\begin{aligned}
& V_{O}=G V_{S} \\
& G=-R_{2} / R_{1}
\end{aligned}
$$

Equivalent L-R Circuit


frequency $\propto R_{1}, R_{2}, C$
amplitude $\propto R_{A}, R_{B}$

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| September 2, 2015 | FN8189.4 | Updated Ordering Information Table on page 2. <br> Added Revision History and About Intersil sections. <br> Updated POD M24.3 from rev 1 to rev 2. Changes since rev 1: <br> Updated to new POD standard by removing table listing dimensions and putting dimensions on drawing. <br>  |
|  | Added Land Pattern. <br> Updated POD MDP004 from rev E to rev F. Changes since rev E: <br> Added dimensions (MILLIMETERS) to table column heading. |  |
|  |  |  |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at
© Copyright Intersil Americas LLC 2005-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see

## Package Outline Drawing

## M24.3

24 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE (SOIC)
Rev 2, 3/11


## NOTES:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
5. Terminal numbers are shown for reference only.
6. The lead width as measured $0.36 \mathrm{~mm}(0.014 \mathrm{inch})$ or greater above the seating plane, shall not exceed a maximum value of 0.61 mm (0.024 inch).
7. Controlling dimension: MILLIMETER. Converted inch dimensions in ( ) are not necessarily exact.
8. This outline conforms to JEDEC publication MS-013-AD ISSUE C.

## Thin Shrink Small Outline Package Family (TSSOP)



DETAIL X

MDP0044
THIN SHRINK SMALL OUTLINE PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{1 4}$ LD | 16 LD | 20 LD | 24 LD | 28 LD |  |
| A | 1.20 | 1.20 | 1.20 | 1.20 | 1.20 | Max |
| A1 | 0.10 | 0.10 | 0.10 | 0.10 | 0.10 | $\pm 0.05$ |
| A2 | 0.90 | 0.90 | 0.90 | 0.90 | 0.90 | $\pm 0.05$ |
| b | 0.25 | 0.25 | 0.25 | 0.25 | 0.25 | $+0.05 /-0.06$ |
| c | 0.15 | 0.15 | 0.15 | 0.15 | 0.15 | $+0.05 /-0.06$ |
| D | 5.00 | 5.00 | 6.50 | 7.80 | 9.70 | $\pm 0.10$ |
| E | 6.40 | 6.40 | 6.40 | 6.40 | 6.40 | Basic |
| E1 | 4.40 | 4.40 | 4.40 | 4.40 | 4.40 | $\pm 0.10$ |
| e | 0.65 | 0.65 | 0.65 | 0.65 | 0.65 | Basic |
| L | 0.60 | 0.60 | 0.60 | 0.60 | 0.60 | $\pm 0.15$ |
| L1 | 1.00 | 1.00 | 1.00 | 1.00 | 1.00 | Reference |

NOTES:

1. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.
2. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm per side.
3. Dimensions "D" and "E1" are measured at dAtum Plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by Renesas manufacturer:
Other Similar products are found below :
604-00010 AD5110BCPZ10-1-RL7 AD5110BCPZ10-500R7 AD5110BCPZ10-RL7 AD5110BCPZ80-1-RL7 AD5110BCPZ80-500R7 AD5111BCPZ10-500R7 AD5111BCPZ10-RL7 AD5111BCPZ80-500R7 AD5111BCPZ80-RL7 AD5112BCPZ5-500R7 AD5112BCPZ80-1RL7 AD5112BCPZ80-500R7 AD5113BCPZ10-500R7 AD5113BCPZ5-500R7 AD5113BCPZ80-500R7 AD5114BCPZ10-500R7 AD5114BCPZ10-RL7 AD5114BCPZ80-1-RL7 AD5114BCPZ80-500R7 AD5115BCPZ10-500R7 AD5115BCPZ80-500R7 AD5116BCPZ10500R7 AD5116BCPZ10-RL7 AD5116BCPZ5-500R7 AD5116BCPZ80-500R7 AD5121BCPZ100-RL7 AD5121BCPZ10-RL7 AD5122ABCPZ100-RL7 AD5122ABRUZ10 AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5122BRUZ10 AD5122BRUZ100 AD5123BCPZ10-RL7 AD5124BCPZ10-RL7 AD5124BRUZ100 AD5141BCPZ100-RL7 AD5141BCPZ10-RL7 AD5142ABCPZ100-RL7 AD5142ABCPZ10-RL7 AD5142ABRUZ10 AD5142ABRUZ100 AD5142ABRUZ100-RL7 AD5142ABRUZ10-RL7 AD5142AWBCPZ10$\underline{\text { RL7 } 7 \text { AD5142BCPZ100-RL7 AD5142BCPZ10-RL7 AD5142BRUZ10 AD5142BRUZ100 }}$

