
# IPDiA Kit 935181002007 Contents

Designation	type	Unit/T&R	P/N
LPSC 0402	1nF	10 to 20	935,121,424,410
LPSC 0402	10nF	10 to 20	935,121,424,510
LPSC 0402	33nF	10 to 20	935,121,424,533
LPSC 0402	100nF	10 to 20	935,121,424,610



# LPSC424.xxx - 0402 Low Profile Silicon Capacitor

Rev 3.1



### Key features

- Ultra low profile (100µm)
- High stability of capacitance value:
  - Temperature <±0.5% (-55°C to +150°C)
  - Voltage <0.1%/Volts</li>
  - Negligible capacitance loss through ageing
- Unique high capacitance in EIA/0402 package size, up to 100 nF
- High reliability (FIT <0.017 parts / billion hours)</p>
- Low leakage current down to 100 pA
- Low ESL and Low ESR
- Suitable for lead free reflow-soldering \*Please refer to our assembly Application Note for further recommendations

Thanks to the unique IPDiA Silicon capacitor technology, most of the problems encountered in demanding applications can be solved.

Low Profile Silicon Capacitors are available with thicknesses down to 80µm and are the most appropriate solution in applications with height constraints.

LPSC is the perfect choice for embedded technologies, modules, systems in package, when designers are looking at **utmost decoupling behaviours.** 

The Silicon capacitor technology offers a capacitor integration capability (up to 250nF/mm<sup>2</sup>) which allows **downsizing** compared to Tantalum and MLCC.

#### Key applications

- All demanding applications, such as medical, telecom, computer industries
- Decoupling / Filtering / Charge pump (i.e.: Pacemakers / mobile phones)
- High reliability applications
- Devices with battery operations
- Extreme miniaturization
- Suitable for Embedded technologies

The IPDiA technology features **high reliability**, up to 10 times better than alternative capacitor technologies such as Tantalum or MLCC, and eliminates cracking phenomena.

Silicon Capacitor technology also offers a very stable capacitor value over the full operating voltage & temperature range, with a high and stable insulation resistance.

This Silicon based technology is RoHS compliant and compatible with lead free reflow soldering process.



# **Electrical specification**

		Capacitance value						
		10	15	22	33	47	68	
<u>Unit</u>	1 pF	Contact Contact I pF IPDIA Sales IPDIA Sa		Contact IPDIA Sales	Contact IPDIA Sales	Contact IPDIA Sales	Contact IPDIA Sales	
	10 pF	100 pF: 935.121.424.310	150 pF: 935.121.424.315	220 pF: 935.121.424.322	330 pF: 935.121.424.333	470 pF: 935.121.424.347	680 pF: 935.121.424.368	
	0.1 nF	1 nF: 935.121.424.410	1.5 nF: 935.121.424.415	2.2 nF: 935.121.424.422	3.3 nF: 935.121.424.433	4.7 nF: 935.121.424.447	6.8 nF: 935.121.424.468	
	1 nF	10 nF: 935.121.424.510	15 nF: 935.121.424.515	22 nF: 935.121.424.522	33 nF: 935.121.424.533	47 nF: 935.121.424.547 935.121.724.547	Contact IPDIA Sales	
	10 nF	100 nF: 935.121.424.610	935.121.424.515	555.121.424.522	555.121.424.555	555.121./24.54/	IFDIA Sales	

Parameters	Value
Capacitance range	100 pF to 100 nF <sup>(***)</sup>
Capacitance tolerances	±15 % <sup>(***)</sup>
Operating temperature range	-55 °C to 150 °C (**)
Storage temperatures	- 70 °C to 165 °C
Temperature coefficient	<±0.5 %, from -55 °C to +150 °C
Breakdown voltage (BV)	11 VDC, 30VDC
Capacitance variation versus RVDC	0.1 % /V (from 0 V to RVDC)
Equivalent Serial Inductor (ESL)	Max 100 pH
Equivalent Serial Resistor (ESR)	Max 400mΩ <sup>(***)</sup>
Insulation resistance	100GΩ min @ 3V,25°C
Ageing	Negligible, < 0.001 % / 1000 h
Reliability	FIT<0.017 parts / billion hours,
Capacitor height	Max 100 μm <sup>(*)</sup>

(\*) 80 µm thickness on request

(\*\*) Extended temperature range (up to +250 °C) available, see Xtreme Temperature Silicon Capacitor product: XTSC

(\*\*\*) Other values on request.




Fig.1 Capacitance change versus temperature variation compared with alternative dielectrics




Fig.2 Capacitance change versus voltage variation compared with alternative dielectrics




Fig.3 ESL versus capacitance value compared with alternative dielectrics

# **Part Number**

935.121. <u>S.</u> ↓ <u>B</u>.2 <u>xx</u> -Ų ↓ Breakdown Voltage 4 = 11V 7 = 30V Unit  $\frac{Size}{4 = 0402}$ i.e.: 100 nF/0402 case (LPSC type) 0 = 10 f 1 = 0.1 p 2 = 1 p5 = 1 n6 = 10 n $7 = 0.1 \text{ }\mu$ → 935.121.424.610  $3 = 10^{\circ} p$  $8 = 1 \mu$  $9 = 10 \mu$ 4 = 0.1 n


# **Termination and Outline**


#### **Termination**

Lead-free nickel/solder coating compatible with automatic soldering technologies: reflow and manual.

Typical dimensions, all dimensions in mm.

#### Package outline





(0402 PCB footprint)

# Packaging

Tape and reel, tray, waffle pack or wafer delivery.

Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.



For more information, please visit: <u>http://www.ipdia.com</u> To contact us, email to: <u>sales@ipdia.com</u>

> Date of release: 27<sup>th</sup> February 2014 Document identifier: CL431 111 615 127



Rev 1.0

**Application Note** 


# Outline

Silicon Capacitor for surface mounting device (SMD) assembly is a Wafer Level Chip Scale Packaging with the following features:

- Package dedicated to solve tombstoning effect of small SMD package;
- Package compatible with SMD assembly;
- Package without underfilling step;
- Interconnect available with various optional finishing for specific assembly.

# **Assembly consideration**

- Standard pick & place equipment dedicated to WLCSP down to 400µm pitch.
- Solder paste type 3 in most cases of EIA size.
- Reflow has to be done with standard lead-free profile (for SAC alloys) or according to JEDEC recommendations J-STD 020D-01.



# **Process recommendation**

After soldering, no solder paste should touch the side of the capacitor die as that might results in leakage currents due to remaining flux.

In order to use IPDiA standard capacitors within the JEDEC format and recommendation, the solder flux must be cleaned after reflow soldering step.

Notes: for a proper flux cleaning process, "rosin" flux type (R) or "water soluble" flux type (WS) is recommended for the solder printing material. "No clean" flux (NC) solder paste is not recommended.

In case the flux is not cleaned after the reflow soldering, the standard JEDEC would probably not be appropriate and the solder volume must be controlled:

- using smallest aperture design for the stencil, and using finer solder paste type 4 or 5 for a
  proper printing process.
- Mirroring pads would be the best recommendation




# Pad recommendation

The capacitor is compatible with generic requirements for flip chip design (IPC7094). Standard IPDiA 3D package can be compliant with established EIA size (0201, 0402, 0603, ...).

Die size and land pattern dimensions is set up according to following range :

EIA size	0201	0402	0603	0805	1206	1812
Dimension max(X1 x X2) mm	0.86x0.66	1.26x0.76	1.86x1.16	2.26x1.46	3.46x1.86	4.76x3.66
Typical . die thickness X3 (mm)	0.1 or 0.4					
Typical pad size* (mm)	0.15x0.40	0.30x0.50	0.40x0.90	0.50x1.20	0.60x1.60	0.90x3.40
Typical pad separation (X4 mm)	0.3	0.4	0.8	1	2	2.7



After soldering, no solder paste should touch the side of the capacitor die as that might result in leakage currents due to remaining flux.

# **Manual Handling Considerations**

These capacitors are designed to be mounted with a standard SMT line, using solder printing step, pick and place machine and a final reflow soldering step. In case of manual handling and mounting conditions, please follow below recommendations:

- Minimize mechanical pressure on the capacitors (use of a vacuum nozzle is recommended).
- Use of organic tip instead of metal tip for the nozzle.
- Minimize temperature shocks (Substrate pre-heating is recommended).
- No wire bonding on 0402 47nF, 0402 100nF, 1206 1µF and 1812 3,3µF

Process steps:

- On substrate, form the solder meniscus on each land pattern targeting 100 µm height after reflow (screen printing, dispensing solder paste or by wire soldering).
- Pick the capacitor from the tape & reel or the Gel Pack keeping backside visible using a vacuum nozzle and organic tip.
- Temporary place the capacitor on land pattern assuming the solder paste (Flux) will stick and maintain the capacitor.
- Reflow the assembly module with a dedicated thermal profile (see reflow recommendation profile).

Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.



Date of release: 20<sup>th</sup> April 2012 Document identifier:

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Capacitor Kits category:

Click to view products by IPDiA manufacturer:

Other Similar products are found below :

1320838-1 DK0035T KITMS11111 DK0033T TS0002 ALU ENG KIT 07 GRM03-KIT-CLASS2-DE MKV250V-KIT-1-DE MKV250V-KIT-2-DE 744114 GCJ-KIT-X7-DE-A GJM022-KIT-TTOL-DE GRM02-KIT-DE ACCU-P0402KITL1 KITTYPE2100 LF KITMS08051 AY21-KIT-HF KIT3000UZ PPR ENG KIT 04 ALU ENG KIT 02 TAN ENG KIT 34 CER ENG KIT 36 ALU ENG KIT 01 VY2-KIT-MS ACCU-P0402KITL2 TS0003 ACCU-P0201KITL2 FPCAP-SMD-KIT DK0009 885070 ALU ENG KIT 03 ALU ENG KIT 05 ALU ENG KIT 06 DK0008T DK0015 DK0036T DK0037T DK0081T DK0060T ESRD-KIT9 MCF1000VKIT6 MICA-KIT1 MIN300VKIT1 HOTC-KIT-KH iKIT60MM2V7A2S S-0402 S-0603 S-0805 S111DVE S111TVE