

# 64/32Mb

3V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE

**DATA SHEET** 



# 64/32Mb

# 3V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE

# **FEATURES**

#### • Industry Standard Serial Interface

- IS25LP064A: 64Mbit/8Mbyte
- IS25LP032A: 32Mbit/4Mbyte
- 256 bytes per Programmable Page
- Supports standard SPI, Fast, Dual, Dual I/O, Quad, Quad I/O, SPI DTR, Dual I/O DTR, Quad I/O DTR, and QPI
- Double Transfer Rate (DTR) option
- Supports Serial Flash Discoverable Parameters (SFDP)

### • High Performance Serial Flash (SPI)

- 133Mhz Fast Read at Vcc=2.7V to 3.6V
- 104Mhz Fast Read at Vcc=2.3V to 3.6V
- 532MHz equivalent at QPI operation
- 50MHz Normal Read
- DTR (Dual Transfer Rate) up to 66MHz
- Selectable dummy cycles
- Configurable drive strength
- Supports SPI Modes 0 and 3
- More than 100,000 erase/program cycles
- More than 20-year data retention

#### • Flexible & Efficient Memory Architecture

- Chip Erase with Uniform Sector/Block Erase (4/32/64 Kbyte)
- Program 1 to 256 bytes per page
- Program/Erase Suspend & Resume

#### Efficient Read and Program modes

- Low Instruction Overhead Operations
- Continuous Read 8/16/32/64-Byte burst Wrap
- Selectable burst length
- QPI for reduced instruction overhead

#### • Low Power with Wide Temp. Ranges

- Single 2.3V to 3.6V Voltage Supply
- 5 mA Active Read Current (typ.)
- 10 μA Standby Current (typ.)
- 5 µA Deep Power Down (typ.)
- Temp Grades:

Extended: -40°C to +105°C Extended+: -40°C to +125°C<sup>(1)</sup> Auto Grade: up to +125°C

#### Note:

1. Extended+ should not be used for Automotive.

#### Advanced Security Protection

- Software and Hardware Write Protection
- Power Supply lock protect
- 4x256-Byte dedicated security area with OTP user-lockable bits
- 128 bit Unique ID for each device (Call Factory)

# • Industry Standard Pin-out & Packages (1),(2)

- B = 8-pin SOIC 208mil
- F = 8-pin VSOP 208mil
- K = 8-contact WSON 6x5mm
- L = 8-contact WSON 8x6mm
- M = 16-pin SOIC 300mil(3)
- G= 24-ball TFBGA 6x8mm 4x6<sup>(3)</sup>
- H = 24-ball TFBGA 6x8mm 5x5 (Call Factory)<sup>(3)</sup>
- KGD (Call Factory)

- 1. Call Factory for other package options available.
- 2. For the RESET# pin option instead of HOLD# pin, call Factory
- 3. For the dedicated RESET# option, see the Ordering Information



#### GENERAL DESCRIPTION

The IS25LP064A/032A Serial Flash memory offers a versatile storage solution with high flexibility and performance in a simplified pin count package. ISSI's "Industry Standard Serial Interface" Flash are for systems that require limited space, a low pin count, and low power consumption. The device is accessed through a 4-wire SPI Interface consisting of a Serial Data Input (SI), Serial Data Output (SO), Serial Clock (SCK), and Chip Enable (CE#) pins, which can also be configured to serve as multi-I/O (see pin descriptions).

The device supports Dual and Quad I/O as well as standard, Dual Output, and Quad Output SPI. Clock frequencies of up to 133MHz allow for equivalent clock rates of up to 532MHz (133MHz x 4) which equates to 66Mbytes/s of data throughput. The IS25xP series of Flash adds support for DTR (Double Transfer Rate) commands that transfer addresses and read data on both edges of the clock. These transfer rates can outperform 16-bit Parallel Flash memories allowing for efficient memory access to support XIP (execute in place) operation.

The memory array is organized into programmable pages of 256-bytes. This family supports page program mode where 1 to 256 bytes of data are programmed in a single command. QPI (Quad Peripheral Interface) supports 2-cycle instruction further reducing instruction times. Pages can be erased in groups of 4Kbyte sectors, 32Kbyte blocks, 64Kbyte blocks, and/or the entire chip. The uniform sector and block architecture allows for a high degree of flexibility so that the device can be utilized for a broad variety of applications requiring solid data retention.

#### **GLOSSARY**

#### Standard SPI

In this operation, a 4-wire SPI Interface is utilized, consisting of Serial Data Input (SI), Serial Data Output (SO), Serial Clock (SCK), and Chip Enable (CE#) pins. Instructions are sent via the SI pin to encode instructions, addresses, or input data to the device on the rising edge of SCK. The SO pin is used to read data or to check the status of the device. This device supports SPI bus operation modes (0,0) and (1,1).

#### Multi I/O SPI

Multi-I/O operation utilizes an enhanced SPI protocol to allow the device to function with Dual Output, Dual Input and Output, Quad Output, and Quad Input and Output capability. Executing these instructions through SPI mode will achieve double or quadruple the transfer bandwidth for READ and PROGRAM operations.

#### QPI

The device supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the enter QPI (35h) instruction. The typical SPI protocol requires that the byte-long instruction code being shifted into the device only via SI pin in eight serial clocks. The QPI mode utilizes all four I/O pins to input the instruction code thus requiring only two serial clocks. This can significantly reduce the SPI instruction overhead and improve system performance. Only QPI mode or SPI/Dual/Quad mode can be active at any given time. Enter QPI (35h) and Exit QPI (F5h) instructions are used to switch between these two modes, regardless of the non-volatile Quad Enable (QE) bit status in the Status Register. Power Reset or Hardware/Software Reset will return the device into the standard SPI mode. SI and SO pins become bidirectional I/O0 and I/O1, and WP# and HOLD# pins become I/O2 and I/O3 respectively during QPI mode.

#### **DTR**

In addition to SPI and QPI features, the device also supports Fast READ DTR operation, which allows high data throughput while running at lower clock frequencies. DTR READ mode uses both rising and falling edges of the clock to drive output, resulting in reducing input and output cycles by half.




# **TABLE OF CONTENTS**

FE	EATURES	2
GE	ENERAL DESCRIPTION	3
TA	ABLE OF CONTENTS	4
1.	PIN CONFIGURATION	7
2.	PIN DESCRIPTIONS	9
3.	BLOCK DIAGRAM	11
4.	SPI MODES DESCRIPTION	12
5.	SYSTEM CONFIGURATION	14
	5.1 BLOCK/SECTOR ADDRESSES	14
6.	REGISTERS	15
	6.1 STATUS REGISTER	15
	6.2 FUNCTION REGISTER	18
	6.3 READ REGISTER	19
7.	PROTECTION MODE	21
	7.1 HARDWARE WRITE PROTECTION	21
	7.2 SOFTWARE WRITE PROTECTION	21
8.	DEVICE OPERATION	22
	8.1 NORMAL READ OPERATION (NORD, 03h)	24
	8.2 FAST READ OPERATION (FRD, 0Bh)	26
	8.3 HOLD OPERATION	28
	8.4 FAST READ DUAL I/O OPERATION (FRDIO, BBh)	28
	8.5 FAST READ DUAL OUTPUT OPERATION (FRDO, 3Bh)	31
	8.6 FAST READ QUAD OUTPUT OPERATION (FRQO, 6Bh)	32
	8.7 FAST READ QUAD I/O OPERATION (FRQIO, EBh)	34
	8.8 PAGE PROGRAM OPERATION (PP, 02h)	38
	8.9 QUAD INPUT PAGE PROGRAM OPERATION (PPQ, 32h/38h)	40
	8.10 ERASE OPERATION	41
	8.11 SECTOR ERASE OPERATION (SER, D7h/20h)	42
	8.12 BLOCK ERASE OPERATION (BER32K:52h, BER64K:D8h)	43
	8.13 CHIP ERASE OPERATION (CER, C7h/60h)	45
	8.14 WRITE ENABLE OPERATION (WREN, 06h)	46
	8.15 WRITE DISABLE OPERATION (WRDI, 04h)	47
	8.16 READ STATUS REGISTER OPERATION (RDSR, 05h)	48
	8.17 WRITE STATUS REGISTER OPERATION (WRSR, 01h)	49
	8.18 READ FUNCTION REGISTER OPERATION (RDFR, 48h)	50
	8.19 WRITE FUNCTION REGISTER OPERATION (WRFR, 42h)	51



	8.20 ENTER QUAD PERIPHERAL INTERFACE (QPI) MODE OPERATION (QPIEN, 35h; QPIDI, F	5h) 52
	8.21 PROGRAM/ERASE SUSPEND & RESUME	53
	8.22 ENTER DEEP POWER DOWN (DP, B9h)	55
	8.23 RELEASE DEEP POWER DOWN (RDPD, ABh)	56
	8.24 SET READ PARAMETERS OPERATION (SRP, C0h)	57
	8.25 READ PRODUCT IDENTIFICATION (RDID, ABh)	59
	8.26 READ PRODUCT IDENTIFICATION BY JEDEC ID OPERATION (RDJDID, 9Fh; RDJDIDQ, AF	-̄h) 61
	8.27 READ DEVICE MANUFACTURER AND DEVICE ID OPERATION (RDMDID, 90h)	62
	8.28 READ UNIQUE ID NUMBER (RDUID, 4Bh)	63
	8.29 READ SFDP OPERATION (RDSFDP, 5Ah)	64
	8.30 NO OPERATION (NOP, 00h)	64
	8.31 SOFTWARE RESET (RESET-ENABLE (RSTEN, 66h) AND RESET (RST, 99h)) AND HARDW	ARE 65
	8.32 SECURITY INFORMATION ROW	66
	8.33 INFORMATION ROW ERASE OPERATION (IRER, 64h)	67
	8.34 INFORMATION ROW PROGRAM OPERATION (IRP, 62h)	68
	8.35 INFORMATION ROW READ OPERATION (IRRD, 68h)	69
	8.36 FAST READ DTR MODE OPERATION (FRDTR, 0Dh)	70
	8.37 FAST READ DUAL IO DTR MODE OPERATION (FRDDTR, BDh)	72
	8.38 FAST READ QUAD IO DTR MODE OPERATION (FRQDTR, EDh)	75
	8.39 SECTOR LOCK/UNLOCK FUNCTIONS	79
9.	ELECTRICAL CHARACTERISTICS	81
	9.1 ABSOLUTE MAXIMUM RATINGS (1)	81
	9.2 OPERATING RANGE	81
	9.3 DC CHARACTERISTICS	82
	9.4 AC MEASUREMENT CONDITIONS	83
	9.5 PIN CAPACITANCE	83
	9.6 AC CHARACTERISTICS	84
	9.7 SERIAL INPUT/OUTPUT TIMING	86
	9.8 POWER-UP AND POWER-DOWN	88
	9.9 PROGRAM/ERASE PERFORMANCE	89
	9.10 RELIABILITY CHARACTERISTICS	89
10.	PACKAGE TYPE INFORMATION	90
	10.1 8-Pin JEDEC 208mil Broad Small Outline Integrated Circuit (SOIC) Package (B)	90
	10.2 8-Contact Ultra-Thin Small Outline No-Lead (WSON) Package 6x5mm (K)	91
	10.3 8-Contact Ultra-Thin Small Outline No-Lead (WSON) Package 8x6mm (L)	92
	10.4 8-Pin 208mil VSOP Package (F)	93
	10.5 16-lead Plastic Small Outline package (300 mils body width) (M)	94






	10.6 24-Ball Thin Profile Fine Pitch BGA 6x8mm 4x6 BALL ARRAY (G)	95
	10.7 24-Ball Thin Profile Fine Pitch BGA 6x8mm 5x5 BALL ARRAY (H)	96
11.	ORDERING INFORMATION- Valid Part Numbers	97




#### 1. PIN CONFIGURATION




8-pin SOIC 208mil 8-pin VSOP 208mil

8-contact WSON 6x5mm 8-contact WSON 8x6mm






Top View, Balls Facing Down



24-ball TFBGA, 4x6 Ball Array (Package:G)

#### Top View, Balls Facing Down



24-ball TFBGA, 5x5 Ball Array (Package:H)

- 1. For RESET# (IO3) pin (or ball) option instead of HOLD# (IO3) pin (or ball), call Factory.
- 2. In case of 16-pin SOIC and 24-ball TFBGA packages, pin3/ball A4 will become NC or RESET# based on part number. Below is the summary. Also see the Ordering Information on page 95.

	Standard <sup>(1)</sup>	Dedicated RESET# <sup>(2)</sup>
Pin3 or Ball A4	NC	RESET#
Pin1or Ball D4	Hold#(IO3) or RESET#(IO3)	Hold#(IO3)
Part Number Option	J or S	R or P



# 2. PIN DESCRIPTIONS

For the device without dedicated RESET# function option on pin3/ball A4

Operation. When CE# is high the device is deselected and output pins are in a high impedance state. When deselected the devices non-critical internal circuitry powe down to allow minimal levels of power consumption while in a standby state.  When CE# is pulled low the device will be selected and brought out of standby mode. The device is considered active and instructions can be written to, data read and written to the device. After power-up, CE# must transition from high to low before a new instruction will be accepted.  Keeping CE# in a high state deselects the device and switches it into its low powe state. Data will not be accepted when CE# is high.  Serial Data Input, Serial Output, and IOs (SI, SO, IO0, and IO1):  This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Input) pin to write instructions use the unidirectional SI (Serial Input) pin to write instructions use the unidirectional SI (Serial Input) pin to read data or status from the device on the rising edge of the Serial Clock (SCK).  In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.  Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "0", the Status Register is not write-protected and vice-versa for WP# high. When the SRWD is set to "0", the Status Register is not write-protected and vice-versa for WP# high. When the SRWD is set to "0", the Status Register is set to "1", HoLD# pin or RESET# sond available since it becomes IO3. When QE=0 the pin acts as HOLD# or RESET# and either one can be selected by the P7 b setting in Read Register. HOLD# will be selected if P7=0 (Defautly and RESET# wib to a high state.  RESET# pin is a hardware RESET signal. When R			RESET# function option on pin3/ball A4
Operation. When CE# is high the device is deselected and output pins are in a high impedance state. When deselected the devices non-critical internal circuitry power down to allow minimal levels of power consumption while in a standby state.  When CE# is pulled low the device will be selected and brought out of standby mode. The device is considered active and instructions can be written to, data read and written to the device. After power-up, CE# must transition from high to low before a new instruction will be accepted.  Keeping CE# in a high state deselects the device and switches it into its low powe state. Data will not be accepted when CE# is high.  Serial Data Input, Serial Output, and Ios (§1, SO, IOO, and IOT): This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Output) pin to write instructions addresses, or data to the device on the rising edge of the Serial Clock (SCK) Standard SPI also uses the unidirectional SI (Serial Output) to read data or status from the device on the falling edge of the Serial Clock (SCK). In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions, addresses or data to the device on the ralling edge of the Serial Clock (SCK) and read data or status from the device on the ralling edge of the Serial Clock (SCK) and read data or status from the device on the ralling edge of the Serial Clock (SCK). When the SRWD is set to "1" and the WP# is pulled low, the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "0", the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "0", the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "0", the Status Register is one of the series of	SYMBOL	TYPE	DESCRIPTION
mode. The device is considered active and instructions can be written to, data read and written to the device. After power-up, CE# must transition from high to low before a new instruction will be accepted.  Keeping CE# in a high state deselects the device and switches it into its low powe state. Data will not be accepted when CE# is high.  Serial Data Input, Serial Output, and IOs (SI, SO, IO0, and IO1): This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Input) pin to write instructions addresses, or data to the device on the rising edge of the Serial Clock (SCK). Standard SPI also uses the unidirectional SO (Serial Output) to read data or status from the device on the falling edge of the Serial Clock (SCK). In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions, addresses or data to the device on the rising edge of the Serial Clock (SCK) and read data or status from the device on the rising edge of the Serial Clock (SCK), and read data or status from the device on the rising edge of the Serial Clock (SCK), and read data or status from the device on the rising edge of the Serial Clock (SCK), and read data or status from the device on the rising edge of the Serial Clock (SCK), and read data or status from the device on the rising edge of SCK. Quad SP instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.  White Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) and with protection and the serial series of the pin acts as HOLD# or RESET# and either one can be selected by the P7 b setting in Read Register. HOLD# pin or RESET# and either one can be selected. It pauses series the pin acts as HOLD# or RESET# is nof			<b>Chip Enable:</b> The Chip Enable (CE#) pin enables and disables the devices operation. When CE# is high the device is deselected and output pins are in a high impedance state. When deselected the devices non-critical internal circuitry power down to allow minimal levels of power consumption while in a standby state.
State. Data will not be accepted when CE# is high.  Serial Data Input, Serial Output, and IOs (SI, SO, IO0, and IO1): This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Input) pin to write instructions addresses, or data to the device on the rising edge of the Serial Clock (SCK) Standard SPI also uses the unidirectional SO (Serial Output) to read data or status from the device on the falling edge of the serial clock (SCK).  In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions, addresses or data to the device on the rising edge of the Serial Clock (SCK), and read data or status from the device on the falling edge of SCK. Quad SP instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.  Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) and write-protected and vice-versa for WP# high. When the SRWD is set to "0", the Status Register is not write-protected and vice-versa for WP# high. When the SRWD is set to "1", Hold of the pin acts as HOLD# or RESET# is not available since it becomes IO3. When QE=0 the pin acts as HOLD# or RESET# and either one can be selected by the P7 be setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be selected if P7=1.  HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brough to a high state.  RESET# pin is a hardware RESET signal. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW, when memory is in the normal operating mode. When RESET# is driven LOW when memory is in the normal operating mode. When RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data	CE#	INPUT	When CE# is pulled low the device will be selected and brought out of standby mode. The device is considered active and instructions can be written to, data read, and written to the device. After power-up, CE# must transition from high to low before a new instruction will be accepted.
This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Input) pin to write instructions addresses, or data to the device on the rising edge of the Serial Clock (SCK). Standard SPI also uses the unidirectional SO (Serial Output) to read data or status from the device on the falling edge of the Serial Clock (SCK). In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions, addresses or data to the device on the rising edge of the Serial Clock (SCK) and read data or status from the device on the falling edge of SCK. Quad SPI instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.  Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register bits (SRWD) GE, BP3, BP2, BP1, BP0) and write-protected and vice-versa for WP# high. When the SRWD is set to "0", the Status Register is not write-protected regardless of WP# state.  When the QE bit is set to "1", the WP# pin (Write Protect) function is not available since this pin is used for IO2.  HOLD# or RESET#/Serial Data IO (IO3): When the QE bit of Status Register is set to "1", HOLD# pin or RESET# and either one can be selected by the P7 b setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be selected if P7=1.  The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brough to a high state.  RESET# pin is a hardware RESET signal. When RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.  SCK INPUT Serial Data Clock: Synchronized Clock for input and output timing operations.  Power: Device Core Power Supply  GND GROUND Ground: Connect to ground when referenced to Vcc			Keeping CE# in a high state deselects the device and switches it into its low power state. Data will not be accepted when CE# is high.
instructions, addresses or data to the device on the rising edge of the Serial Cloci (SCK) and read data or status from the device on the falling edge of SCK. Quad SP instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.  Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) and write-protected and vice-versa for WP# high. When the SRWD is set to "0", the Status Register is not write-protected regardless of WP# state.  When the QE bit is set to "1", the WP# pin (Write Protect) function is not available since this pin is used for IO2.  HOLD# or RESET#/Serial Data IO (IO3): When the QE bit of Status Register is set to "1", the UD4# pin or RESET# is not available since it becomes IO3. When QE=0 the pin acts as HOLD# or RESET# and either one can be selected by the P7 bin setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be selected if P7=1.  The HOLD# pin allows the device to be paused while it is selected. It pauses series communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brough to a high state.  RESET# pin is a hardware RESET signal. When RESET# is driven LOW, the memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW, while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.  SCK INPUT Serial Data Clock: Synchronized Clock for input and output timing operations.  Vcc POWER Power: Device Core Power Supply  GND GROUND Ground: Connect to ground when referenced to Vcc		INPUT/OUTPUT	This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Input) pin to write instructions, addresses, or data to the device on the rising edge of the Serial Clock (SCK). Standard SPI also uses the unidirectional SO (Serial Output) to read data or status
being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) and WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) and WP# high. When the SRWD is set to "0", the Status Register is not write-protected regardless of WP# state.  When the QE bit is set to "1", the WP# pin (Write Protect) function is not available since this pin is used for IO2.  HOLD# or RESET#/Serial Data IO (IO3): When the QE bit of Status Register is set to "1", HOLD# pin or RESET# and either one can be selected by the P7 be setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be selected if P7=1.  The HOLD# pin allows the device to be paused while it is selected. It pauses serial communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brough to a high state.  RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.  SCK INPUT Serial Data Clock: Synchronized Clock for input and output timing operations.  Vcc POWER Power: Device Core Power Supply  GND GROUND Ground: Connect to ground when referenced to Vcc			In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions, addresses or data to the device on the rising edge of the Serial Clock (SCK) and read data or status from the device on the falling edge of SCK. Quad SPI instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.
since this pin is used for IO2.  HOLD# or RESET#/Serial Data IO (IO3): When the QE bit of Status Register is set to "1", HOLD# pin or RESET# is not available since it becomes IO3. When QE=0 the pin acts as HOLD# or RESET# and either one can be selected by the P7 b setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# wibe selected if P7=1.  The HOLD# pin allows the device to be paused while it is selected. It pauses serial communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brough to a high state.  RESET# pin is a hardware RESET signal. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.  SCK INPUT Serial Data Clock: Synchronized Clock for input and output timing operations.  Vcc POWER Power: Device Core Power Supply  GND GROUND Ground: Connect to ground when referenced to Vcc	WP# (IO2)	INPUT/OUTPUT	Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) are write-protected and vice-versa for WP# high. When the SRWD is set to "0", the Status Register is not write-protected regardless of WP# state.
to "1", HOLD# pin or RESET# is not available since it becomes IO3. When QE=0 the pin acts as HOLD# or RESET# and either one can be selected by the P7 bis setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be selected if P7=1.  The HOLD# pin allows the device to be paused while it is selected. It pauses serial communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brough to a high state.  RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.  SCK INPUT Serial Data Clock: Synchronized Clock for input and output timing operations.  Vcc POWER Power: Device Core Power Supply  GND GROUND Ground: Connect to ground when referenced to Vcc			When the QE bit is set to "1", the WP# pin (Write Protect) function is not available since this pin is used for IO2.
HOLD# (IO3) or RESET# (IO3)  INPUT/OUTPUT  Communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brough to a high state.  RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the memory is in the normal operating mode. When RESET# is driven LOW, while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.  SCK  INPUT  Serial Data Clock: Synchronized Clock for input and output timing operations.  Vcc  POWER  Power: Device Core Power Supply  GROUND  GROUND  Ground: Connect to ground when referenced to Vcc			<b>HOLD# or RESET#/Serial Data IO (IO3):</b> When the QE bit of Status Register is set to "1", HOLD# pin or RESET# is not available since it becomes IO3. When QE=0, the pin acts as HOLD# or RESET# and either one can be selected by the P7 bit setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be selected if P7=1.
memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.  SCK INPUT Serial Data Clock: Synchronized Clock for input and output timing operations.  Vcc POWER Power: Device Core Power Supply  GND GROUND Ground: Connect to ground when referenced to Vcc	` ,	INPUT/OUTPUT	The HOLD# pin allows the device to be paused while it is selected. It pauses serial communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brought to a high state.
Vcc POWER Power: Device Core Power Supply  GND GROUND Ground: Connect to ground when referenced to Vcc			RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.
GND GROUND Ground: Connect to ground when referenced to Vcc	SCK	INPUT	Serial Data Clock: Synchronized Clock for input and output timing operations.
· · · · · · · · · · · · · · · · · · ·	Vcc	POWER	Power: Device Core Power Supply
NC Unused NC: Pins labeled "NC" stand for "No Connect" and should be left uncommitted.	GND	GROUND	Ground: Connect to ground when referenced to Vcc
	NC	Unused	NC: Pins labeled "NC" stand for "No Connect" and should be left uncommitted.




For the device with dedicated RESET# function option on pin3/ball A4. (pin1/ ball D4 will become HOLD# (IO3) pin, See the Ordering Information for the parts)

SYMBOL	TYPE	DESCRIPTION
CE#	INPUT	Same as the description in previous page
SI (IO0), SO (IO1)	INPUT/OUTPUT	Same as the description in previous page
WP# (IO2)	INPUT/OUTPUT	Same as the description in previous page
HOLD# (IO3)	INPUT/OUTPUT	Hold/Serial Data IO (IO3): When the QE bit of Status Register is set to "1", HOLD# pin is not available since it becomes IO3. When QE=0 the pin acts as HOLD#. The HOLD# pin allows the device to be paused while it is selected. It pauses serial communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brought to a high state.
RESET#	INPUT/OUTPUT	RESET: Dedicated RESET# function is available only for specific parts. The RESET# pin (or ball) will be independent of the QE bit of Status Register.  The RESET# is a hardware RESET signal. When RESET# is driven HIGH, the memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.
SCK	INPUT	Same as the description in previous page
Vcc	POWER	Same as the description in previous page
GND	GROUND	Same as the description in previous page
NC	Unused	Same as the description in previous page



# 3. BLOCK DIAGRAM



Note1: For RESET# (IO3) pin option instead of HOLD# (IO3) pin, call Factory. In case of device with dedicated RESET# function, RESET# is on pin3/ball A4. See the Ordering Information for the dedicated RESET# option.




#### 4. SPI MODES DESCRIPTION

Multiple IS25LP064A/032A devices can be connected on the SPI serial bus and controlled by a SPI Master, i.e. microcontroller, as shown in Figure 4.1. The devices support either of two SPI modes:

Mode 0 (0, 0) Mode 3 (1, 1)

The difference between these two modes is the clock polarity. When the SPI master is in stand-by mode, the serial clock remains at "0" (SCK = 0) for Mode 0 and the clock remains at "1" (SCK = 1) for Mode 3. Please refer to Figure 4.2 and Figure 4.3 for SPI and QPI mode. In both modes, the input data is latched on the rising edge of Serial Clock (SCK), and the output data is available from the falling edge of SCK.


Figure 4.1 Connection Diagram among SPI Master and SPI Slaves (Memory Devices)




- 1. For RESET# (IO3) option instead of HOLD# (IO3), call Factory.
- 2. SI and SO pins become bidirectional IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3 respectively during QPI mode.



Figure 4.2 SPI Mode Support



**Figure 4.3 QPI Mode Support** 



Note1: MSB (Most Significant Bit)



#### 5. SYSTEM CONFIGURATION

The memory array of the IS25LP064A/032A is divided into uniform 4 Kbyte sectors or uniform 32/64 Kbyte blocks (a block consists of eight/sixteen adjacent sectors respectively).

Table 5.1 illustrates the memory map of the device. The Status Register controls how the memory is protected.

#### **5.1 BLOCK/SECTOR ADDRESSES**

Table 5.1 Block/Sector Addresses of IS25LP064A/032A

Memory	Density	Block No. (64Kbyte)	Block No. (32Kbyte)	Sector No.	Sector Size (Kbyte)	Address Range
			Block 0	Sector 0	4	000000h – 000FFFh
		Block 0	DIOCK U	:	:	:
		DIOCK U	Block 1	:	:	:
			DIOCK I	Sector 15	4	00F000h - 00FFFFh
			Block 2	Sector 16	4	010000h – 010FFFh
		Block 1	DIOCK 2	:	:	:
		DIOCK I	Block 3	:	:	:
			DIOCK 3	Sector 31	4	01F000h - 01FFFFh
32Mb	64Mb		Block 4	Sector 32	4	020000h – 020FFFh
		Block 2		:	:	:
			Block 5	:	:	:
			DIOCK 3	Sector 47	4	02F000h – 02FFFFh
		:	:	:	:	:
		Block 63	Block 126	Sector 1008	4	3F0000h – 3F0FFFh
			DIOCK 120	:	:	:
		DIOCK 03	Block 127	:	:	:
			DIOCK 121	Sector 1023	4	3FF000h – 3FFFFFh
		:	:	:	:	:
			Block 254	Sector 2032	4	7F0000h – 7F0FFFh
		Block 127	DIUUK 204	:	:	:
		DIUCK 121	Block 255	:	:	:
			DIOCK 200	Sector 2047	4	7FF000h – 7FFFFFh



#### 6. REGISTERS

The IS25LP064A/032A has three sets of Registers: Status, Function and Read.

#### **6.1 STATUS REGISTER**

Status Register Format and Status Register Bit Definitions are described in Table 6.1 & Table 6.2.

**Table 6.1 Status Register Format** 

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SRWD	QE	BP3	BP2	BP1	BP0	WEL	WIP
Default	0	0	0	0	0	0	0	0

**Table 6.2 Status Register Bit Definition** 

Bit	Name	Definition	Read- /Write	Туре
Bit 0	WIP	Write In Progress Bit: "0" indicates the device is ready(default) "1" indicates a write cycle is in progress and the device is busy	R	Volatile
Bit 1	WEL	Write Enable Latch: "0" indicates the device is not write enabled (default) "1" indicates the device is write enabled	R/W <sup>1</sup>	Volatile
Bit 2	BP0			
Bit 3	BP1	Block Protection Bit: (See Table 6.4 for details)	DAM	Non-Volatile
Bit 4	BP2	"0" indicates the specific blocks are not write-protected (default) "1" indicates the specific blocks are write-protected	R/W	Non-volatile
Bit 5	BP3	·		
Bit 6	QE	Quad Enable bit: "0" indicates the Quad output function disable (default) "1" indicates the Quad output function enable	R/W	Non-Volatile
Bit 7	SRWD	Status Register Write Disable: (See Table 7.1 for details) "0" indicates the Status Register is not write-protected (default) "1" indicates the Status Register is write-protected	R/W	Non-Volatile

Note1: WEL bit can be written by WREN and WRDI commands, but cannot by WRSR command.

The BP0, BP1, BP2, BP3, QE, and SRWD are non-volatile memory cells that can be written by a Write Status Register (WRSR) instruction. The default value of the BP0, BP1, BP2, BP3, QE, and SRWD bits were set to "0" at factory. The Status Register can be read by the Read Status Register (RDSR).

The function of Status Register bits are described as follows:

**WIP bit**: The Write In Progress (WIP) bit is read-only, and can be used to detect the progress or completion of a program or erase operation. When the WIP bit is "0", the device is ready for write Status Register, program or erase operation. When the WIP bit is "1", the device is busy.

**WEL** bit: The Write Enable Latch (WEL) bit indicates the status of the internal write enable latch. When the WEL is "0", the write enable latch is disabled and the write operations described in Table 6.3 are inhibited. When the WEL bit is "1", the write operations are allowed. The WEL bit is set by a Write Enable (WREN) instruction. Each write register, program and erase instruction except for Set Read Register must be preceded by a WREN instruction. The WEL bit can be reset by a Write Disable (WRDI) instruction. It will automatically reset after the completion of any write operation.



Table 6.3 Instructions requiring WREN instruction ahead

Instructions must be preceded by the WREN instruction					
Name	Hex Code	Operation			
PP	02h	Serial Input Page Program			
PPQ	32h/38h	Quad Input Page Program			
SER	D7h/20h	Sector Erase			
BER32 (32Kb)	52h	Block Erase 32K			
BER64 (64Kb)	D8h	Block Erase 64K			
CER	C7h/60h	Chip Erase			
WRSR	01h	Write Status Register			
WRFR	42h	Write Function Register			
IRER	64h	Erase Information Row			
IRP	62h	Program Information Row			

**BP3**, **BP2**, **BP1**, **BP0** bits: The Block Protection (BP3, BP2, BP1 and BP0) bits are used to define the portion of the memory area to be protected. Refer to Table 6.4 for the Block Write Protection (BP) bit settings. When a defined combination of BP3, BP2, BP1 and BP0 bits are set, the corresponding memory area is protected. Any program or erase operation to that area will be inhibited.

Note: A Chip Erase (CER) instruction will be ignored unless all the Block Protection Bits are "0"s.

**SRWD bit**: The Status Register Write Disable (SRWD) bit operates in conjunction with the Write Protection (WP#) signal to provide a Hardware Protection Mode. When the SRWD is set to "0", the Status Register is not write-protected. When the SRWD is set to "1" and the WP# is pulled low (VIL), the bits of Status Register (SRWD, QE, BP3, BP2, BP1, BP0) become read-only, and a WRSR instruction will be ignored. If the SRWD is set to "1" and WP# is pulled high (VIH), the Status Register can be changed by a WRSR instruction.

**QE bit**: The Quad Enable (QE) is a non-volatile bit in the Status Register that allows quad operation. When the QE bit is set to "0", the pin WP# and HOLD# are enabled. When the QE bit is set to "1", the IO2 and IO3 pins are enabled.

WARNING: The QE bit must be set to 0 if WP# or HOLD# pin is tied directly to the power supply.



Table 6.4 Block (64Kbyte) assignment by Block Write Protect (BP) Bits

Status Register Bits			its	Protected Memory Area (IS25LP064A, 128Blocks)	
BP3	BP2	BP1	BP0	TBS(T/B selection) = 0, Top area	TBS(T/B selection) = 1, Bottom area
0	0	0	0	0( None)	0( None)
0	0	0	1	1(1 block : 127th)	1(1 block : 0th)
0	0	1	0	2(2 blocks : 126th and 127th)	2(2 blocks : 0th and 1st)
0	0	1	1	3(4 blocks : 124th to 127th)	3(4 blocks : 0th to 3rd)
0	1	0	0	4(8 blocks : 120th to 127th)	4(8 blocks : 0th to 7th)
0	1	0	1	5(16 blocks : 112nd to 127th)	5(16 blocks : 0th to 15th)
0	1	1	0	6(32 blocks : 96th to 127th)	6(32 blocks : 0th to 31st)
0	1	1	1	7(64 blocks : 64th to 127th)	7(64 blocks : 0th to 63rd)
1	Х	Х	Х	8~15(128 blocks : 0th to 127th) All blocks	8~15(128 blocks : 0th to 127th) All blocks

Status Register Bits			Status Register Bits Protected Memory Area (IS25LP032A, 64Blocks)		a (IS25LP032A, 64Blocks)
BP3	BP2	BP1	BP0	TBS(T/B selection) = 0, Top area	TBS(T/B selection) = 1, Bottom area
0	0	0	0	0( None)	0( None)
0	0	0	1	1(1 block : 63rd)	1(1 block : 0th)
0	0	1	0	2(2 blocks : 62nd and 63rd)	2(2 blocks : 0th and 1st)
0	0	1	1	3(4 blocks : 60th to 63rd)	3(4 blocks : 0th to 3rd)
0	1	0	0	4(8 blocks : 56th to 63rd)	4(8 blocks : 0th to 7th)
0	1	0	1	5(16 blocks : 48th to 63rd)	5(16 blocks : 0th to 15th)
0	1	1	0	6(32 blocks : 32nd to 63rd)	6(32 blocks : 0th to 31st)
0	1	1	1	7(64 blocks : 0th to 63rd) All blocks	7(64 blocks : 0th to 63rd) All blocks
1	Х	Х	Х	8~15(64 blocks : 0th to 63rd) All blocks	8~15(64 blocks : 0th to 63rd) All blocks

Note: x is don't care



#### **6.2 FUNCTION REGISTER**

Function Register Format and Bit definition are described in Table 6.5 and Table 6.6.

**Table 6.5 Function Register Format** 

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	IRL3	IRL2	IRL1	IRL0	ESUS	PSUS	TBS	Reserved
Default	0	0	0	0	0	0	0	0

**Table 6.6 Function Register Bit Definition** 

Bit	Name	Definition	Read- /Write	Туре
Bit 0	Reserved	Reserved	R	Reserved
Bit 1	Top/Bottom Selection	Top/Bottom Selection. (See Table 6.4 for details) "0" indicates Top area. "1" indicates Bottom area.	R/W	ОТР
Bit 2	PSUS	Program suspend bit: "0" indicates program is not suspend "1" indicates program is suspend	R	Volatile
Bit 3	ESUS	Erase suspend bit: "0" indicates Erase is not suspend "1" indicates Erase is suspend	R	Volatile
Bit 4	IR Lock 0	Lock the Information Row 0:  "0" indicates the Information Row can be programmed  "1" indicates the Information Row cannot be programmed	R/W	ОТР
Bit 5	IR Lock 1	Lock the Information Row 1:  "0" indicates the Information Row can be programmed  "1" indicates the Information Row cannot be programmed	R/W	ОТР
Bit 6	IR Lock 2	Lock the Information Row 2:  "0" indicates the Information Row can be programmed  "1" indicates the Information Row cannot be programmed	R/W	ОТР
Bit 7	IR Lock 3	Lock the Information Row 3:  "0" indicates the Information Row can be programmed  "1" indicates the Information Row cannot be programmed	R/W	ОТР

Note: Once OTP bits of Function Register are written to "1", it cannot be modified to "0" any more.

**Top/Bottom Selection**: BP0~3 area assignment can be changed from Top (default) to Bottom by setting TBS bit to "1". However, once Bottom is selected, it cannot be changed back to Top since TBS bit is OTP. See Table 6.4 for details

**PSUS bit:** The Program Suspend Status bit indicates when a Program operation has been suspended. The PSUS changes to "1" after a suspend command is issued during the program operation. Once the suspended Program resumes, the PSUS bit is reset to "0".

**ESUS bit**: The Erase Suspend Status indicates when an Erase operation has been suspended. The ESUS bit is "1" after a suspend command is issued during an Erase operation. Once the suspended Erase resumes, the ESUS bit is reset to "0".

**IR Lock bit 0 ~ 3**: The default is "0" so that the Information Row can be programmed. If the bit set to "1", the Information Row can't be programmed. Once it set to "1", it cannot be changed back to "0" since IR Lock bits are OTP.



#### **6.3 READ REGISTER**

Read Register format and Bit definitions pertaining to QPI mode are described below.

#### **READ PARAMETER BITS**

Table 6.7 defines all bits that control features in SPI/QPI modes. The ODS2, ODS1, ODS0 (P7, P6, P5) bits provide a method to set and control driver strength. The Dummy Cycle bits (P4, P3) define how many dummy cycles are used during various READ modes. The wrap selection bits (P2, P1, P0) define burst length with wrap around.

The SET READ PARAMETERS Operation (SRP, C0h) is used to set all the Read Register bits, and can thereby define the output driver strength, number of dummy cycles used during READ modes, burst length with wrap around.

#### **Table 6.7 Read Parameter Table**

	P7	P6	P5	P4	P3	P2	P1	P0
	ODS2	ODS1	ODS0	Dummy Cycles	Dummy Cycles	Wrap Enable	Burst Length	Burst Length
Default (Volatile)	1	1	1	0	0	0	0	0

**Table 6.8 Burst Length Data** 

-	P1	P0
8 bytes	0	0
16 bytes	0	1
32 bytes	1	0
64 bytes	1	1

**Table 6.9 Wrap Function** 

Wrap around boundary	P2
Whole array regardless of P1 and P0 value	0
Burst Length set by P1 and P0	1



Table 6.10 Read Dummy Cycles vs Max Frequency

Read Modes	P4,P3 = 00 (Default)	P4,P3 = 01	P4,P3 = 10	P4,P3 = 11	Remark	Mode
Normal Read 03h	0	0	0	0	Max. 50MHz	SPI
Fast Read (2)	8	8	8	8	Max. 133MHz <sup>(1)</sup>	SPI
0Bh	6 (104MHz)	4 (84MHz)	8 <sup>(1)</sup> (133MHz)	10 <sup>(1)</sup> (133MHz)		QPI
Fast Read DTR	4	4	4	4	Max.66MHz	SPI
0Dh	3 (51MHz)	2 (38MHz)	4 (64MHz)	5 (66MHz)		QPI
Fast Read Dual Output 3Bh	8	8	8	8	Max. 133MHz <sup>(1)</sup>	SPI
Fast Read Dual IO BBh	4 (104MHz)	4 (104MHz)	8 <sup>(1)</sup> (133MHz)	8 <sup>(1)</sup> (133MHz)		SPI
Fast Read Dual IO DTR BDh	2 (52MHz)	2 (52MHz)	4 (66MHz)	4 (66MHz)		SPI
Fast Read Quad Output 6Bh	8	8	8	8	Max. 133MHz <sup>(1)</sup>	SPI
Fast Read Quad IO EBh	6 (104MHz)	4 (84MHz)	8 <sup>(1)</sup> (133MHz)	10 <sup>(1)</sup> (133MHz)		SPI , QPI
Fast Read Quad IO DTR EDh	3 (51MHz)	2 (38MHz)	4 (64MHz)	5 (66MHz)		SPI , QPI

#### Notes:

- 1. Max frequency is 133 MHz at Vcc=2.7V~3.6V and 104MHz at Vcc=2.3V~3.6V.
- 2. RDUID, RDSFDP, IRRD instructions are also applied.
- 3. Dummy cycles in the table are including Mode bit cycles.
- 4. Must satisfy bus I/O contention. For instance, if the number of dummy cycles and AX bit cycles are same, then X must be Hi-Z.

**Table 6.11 Driver Strength Table** 

ODS2	ODS1	ODS0	Description	Remark
0	0	0	Reserved	
0	0	1	12.50%	
0	1	0	25%	
0	1	1	37.50%	
1	0	0	Reserved	
1	0	1	75%	
1	1	0	100%	
1	1	1	50%	Default



#### 7. PROTECTION MODE

The IS25LP064A/032A supports hardware and software write-protection mechanisms.

#### 7.1 HARDWARE WRITE PROTECTION

The Write Protection (WP#) pin provides a hardware write protection method for BP3, BP2, BP1, BP0, SRWD, and QE in the Status Register. Refer to the section 6.1 STATUS REGISTER.

Write inhibit voltage ( $V_{WI}$ ) is specified in the section 9.8 POWER-UP AND POWER-DOWN. All write sequence will be ignored when Vcc drops to  $V_{WI}$ .

**Table 7.1 Hardware Write Protection on Status Register** 

SRWD	WP#	Status Register		
0	Low	Writable		
1	Low	Protected		
0	High	Writable		
1	High	Writable		

Note: Before the execution of any program, erase or write Status/Function Register instruction, the Write Enable Latch (WEL) bit must be enabled by executing a Write Enable (WREN) instruction. If the WEL bit is not enabled, the program, erase or write register instruction will be ignored.

#### 7.2 SOFTWARE WRITE PROTECTION

The IS25LP064A/032A also provides a software write protection feature. The Block Protection (TBS, BP3, BP2, BP1, BP0) bits allow part or the whole memory area to be write-protected.



#### 8. DEVICE OPERATION

The IS25LP064A/032A utilizes an 8-bit instruction register. Refer to Table 8.1. Instruction Set for details on instructions and instruction codes. All instructions, addresses, and data are shifted in with the most significant bit (MSB) first\_on Serial Data Input (SI) or Serial Data IOs (IO0, IO1, IO2, IO3). The input data on SI or IOs is latched on the rising edge of Serial Clock (SCK) for normal mode and both of rising and falling edges for DTR mode after Chip Enable (CE#) is driven low ( $V_{IL}$ ). Every instruction sequence starts with a one-byte instruction code and is followed by address bytes, data bytes, or both address bytes and data bytes, depending on the type of instruction. CE# must be driven high ( $V_{IH}$ ) after the last bit of the instruction sequence has been shifted in to end the operation.

**Table 8.1 Instruction Set** 

Instruction Name	Operation	Mode	Byte0	Byte1	Byte2	Byte3	Byte4	Byte5	Byte6
NORD	Normal Read Mode	SPI	03h	A <23:16>	A <15:8>	A <7:0>	Data out		
FRD	Fast Read Mode	SPI QPI	0Bh	A <23:16>	A <15:8>	A <7:0>	Dummy <sup>(1)</sup> Byte	Data out	
FRDIO	Fast Read Dual I/O	SPI	BBh	A <23:16> Dual	A <15:8> Dual	A <7:0> Dual	AXh <sup>(1),(2)</sup> Dual	Dual Data out	
FRDO	Fast Read Dual Output	SPI	3Bh	A <23:16>	A <15:8>	A <7:0>	Dummy <sup>(1)</sup> Byte	Dual Data out	
FRQIO	Fast Read Quad I/O	SPI QPI	EBh	A <23:16> Quad	A <15:8> Quad	A <7:0> Quad	AXh <sup>(1), (2)</sup> Quad	Quad Data out	
FRQO	Fast Read Quad Output	SPI	6Bh	A <23:16>	A <15:8>	A <7:0>	Dummy <sup>(1)</sup> Byte	Quad Data out	
FRDTR	Fast Read DTR Mode	SPI QPI	0Dh	A <23:16>	A <15:8>	A <7:0>	Dummy <sup>(1)</sup> Byte	Dual Data out	
FRDDTR	Fast Read Dual I/O DTR	SPI	BDh	A <23:16> Dual	A <15:8> Dual	A <7:0> Dual	AXh <sup>(1), (2)</sup> Dual	Dual Data out	
FRQDTR	Fast Read Quad I/O DTR	SPI QPI	EDh	A <23:16>	A <15:8>	A <7:0>	AXh <sup>(1), (2)</sup> Quad	Quad Data out	
PP	Input Page Program	SPI QPI	02h	A <23:16>	A <15:8>	A <7:0>	PD (256byte)		
PPQ	Quad Input Page Program	SPI	32h 38h	A <23:16>	A <15:8>	A <7:0>	Quad PD (256byte)		
SER	Sector Erase	SPI QPI	D7h 20h	A <23:16>	A <15:8>	A <7:0>			
BER32 (32Kb)	Block Erase 32K	SPI QPI	52h	A <23:16>	A <15:8>	A <7:0>			
BER64 (64Kb)	Block Erase 64K	SPI QPI	D8h	A <23:16>	A <15:8>	A <7:0>			
CER	Chip Erase	SPI QPI	C7h 60h						
WREN	Write Enable	SPI QPI	06h						
WRDI	Write Disable	SPI QPI	04h						
RDSR	Read Status Register	SPI QPI	05h	SR					
WRSR	Write Status Register	SPI QPI	01h	WSR Data					



Instruction Name	Operation	Mode	Byte0	Byte1	Byte2	Byte3	Byte4	Byte5	Byte6
RDFR	Read Function Register	SPI QPI	48h	Data out					
WRFR	Write Function Register	SPI QPI	42h	WFR Data					
QPIEN	Enter QPI mode	SPI	35h						
QPIDI	Exit QPI mode	QPI	F5h						
PERSUS	Suspend during program/erase	SPI QPI	75h B0h						
PERRSM	Resume program/erase	SPI QPI	7Ah 30h						
DP	Deep Power Down	SPI QPI	B9h						
RDID, RDPD	Read ID / Release Power Down	SPI QPI	ABh	XXh <sup>(3)</sup>	XXh <sup>(3)</sup>	XXh <sup>(3)</sup>	ID7-ID0		
SRP	Set Read Parameters	SPI QPI	C0h	Data in					
RDJDID	Read JEDEC ID Command	SPI QPI	9Fh	MF7-MF0	ID15-ID8	ID7-ID0			
RDMDID	Read Manufacturer & Device ID	SPI QPI	90h	XXh <sup>(3)</sup>	XXh <sup>(3)</sup>	00h 01h	MF7-MF0	ID7-ID0 MF7-MF0	
RDJDIDQ	Read JEDEC ID QPI mode	QPI	AFh	MF7-MF0	ID15-ID8	ID7-ID0			
RDUID	Read Unique ID	SPI QPI	4Bh	A <sup>(4)</sup> <23:16>	A <sup>(4)</sup> <15:8>	A <sup>(4)</sup> <7:0>	Dummy Byte	Data out	
RDSFDP	SFDP Read	SPI QPI	5Ah	A <23:16>	A <15:8>	A <7:0>	Dummy Byte	Data out	
NOP	No Operation	SPI QPI	00h						
RSTEN	Software Reset Enable	SPI QPI	66h						
RST	Software Reset	SPI QPI	99h						
IRER	Erase Information Row	SPI QPI	64h	A <23:16>	A <15:8>	A <7:0>			
IRP	Program Information Row	SPI QPI	62h	A <23:16>	A <15:8>	A <7:0>	PD (256byte)		
IRRD	Read Information Row	SPI QPI	68h	A <23:16>	A <15:8>	A <7:0>	Dummy Byte	Data out	
SECUN- LOCK	Sector Unlock	SPI QPI	26h	A <23:16>	A <15:8>	A <7:0>			
SECLOCK	Sector Lock	SPI QPI	24h						

- The number of dummy cycles depends on the value setting in the Table 6.10 Read Dummy Cycles.
   AXh has to be counted as a part of dummy cycles. X means "don't care".
- 3. XX means "don't care".
- 4. A<23:9> are "don't care" and A<8:4> are always "0".



#### 8.1 NORMAL READ OPERATION (NORD, 03h)

The NORMAL READ (NORD) instruction is used to read memory contents of the IS25LP064A/032A at a maximum frequency of 50MHz.

The NORD instruction code is transmitted via the SI line, followed by three address bytes (A23 - A0) of the first memory location to be read. A total of 24 address bits are shifted in, but only  $A_{MSB}$  (most significant bit) -  $A_0$  are decoded. The remaining bits (A23 -  $A_{MSB+1}$ ) are ignored. The first byte addressed can be at any memory location. Upon completion, any data on the SI will be ignored. Refer to Table 8.2 for the related Address Key.

The first byte data (D7 - D0) is shifted out on the SO line, MSB first. A single byte of data, or up to the whole memory array, can be read out in one NORMAL READ instruction. The address is automatically incremented by one after each byte of data is shifted out. The read operation can be terminated at any time by driving CE# high (VIH) after the data comes out. When the highest address of the device is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read in one continuous READ instruction.

If the NORMAL READ instruction is issued while an Erase, Program or Write operation is in process (WIP=1) the instruction is ignored and will not have any effects on the current operation.


**Table 8.2 Address Kev** 

Address	IS25LP064A	IS25LP032A
$A_{MSB} - A_0$	A23 - A0 (A23=X)	A23 - A0 (A23,A22=X)

#### X=Don't Care



Figure 8.1 Normal Read Sequence





#### 8.2 FAST READ OPERATION (FRD, 0Bh)


The FAST READ (FRD) instruction is used to read memory data at up to a 133MHz clock.

The FAST READ instruction code is followed by three address bytes (A23 - A0) and a dummy byte (8 clocks), transmitted via the SI line, with each bit latched-in during the rising edge of SCK. Then the first data byte from the address is shifted out on the SO line, with each bit shifted out at a maximum frequency fct, during the falling edge of SCK.

The first byte addressed can be at any memory location. The address is automatically incremented by one after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FAST READ instruction. The FAST READ instruction is terminated by driving CE# high (VIH).

If the FAST READ instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored without affecting the current cycle.

Figure 8.2 Fast Read Sequence





#### **FAST READ QPI OPERATION (FRD QPI, 0Bh)**

The FAST READ QPI (FRD QPI) instruction is used to read memory data at up to a 133MHz clock.

The FAST READ QPI instruction code (2 clocks) is followed by three address bytes (A23-A0—6clocks) and 6 dummy cycles (configurable, default is 6 clocks), transmitted via the IO3, IO2, IO1 and IO0 lines, with each bit latched-in during the rising edge of SCK. Then the first data byte addressed is shifted out on the IO3, IO2, IO1 and IO0 lines, with each bit shifted out at a maximum frequency fct, during the falling edge of SCK.


The first byte addressed can be at any memory location. The address is automatically incremented by one after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FAST READ QPI instruction. The FAST READ QPI instruction is terminated by driving CE# high (VIH).

If the FAST READ QPI instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored without affecting the current cycle.

Table 8.3 Instructions that Fast Read QPI sequence is applied to

Instruction Name	Operation	Hex Code
FRQIO	Fast Read Quad I/O	EBh
RDUID	Read Unique ID	4Bh
RDSFDP	SFDP Read	5Ah
IRRD	Read Information Row	68h

Figure 8.3 Fast Read QPI Sequence



Note: Number of dummy cycles depends on Read Parameter setting. Detailed information in Table 6.10 Read Dummy Cycles.



#### **8.3 HOLD OPERATION**

HOLD# is used in conjunction with CE# to select the IS25LP064A/032A. When the device is selected and a serial sequence is underway, HOLD# can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, HOLD# is brought low while the SCK signal is low. To resume serial communication, HOLD# is brought high while the SCK signal is low (SCK may still toggle during HOLD). Inputs to SI will be ignored while SO is in the high impedance state, during HOLD.

Note: HOLD is not supported in DTR mode or with QE=1 or for the specific parts that do not have HOLD# pin.

Timing graph can be referenced in AC Parameters Figure 9.4

#### 8.4 FAST READ DUAL I/O OPERATION (FRDIO, BBh)

The FRDIO allows the address bits to be input two bits at a time. This may allow for code to be executed directly from the SPI in some applications.

The FRDIO instruction code is followed by three address bytes (A23 – A0) and dummy cycles (configurable, default is 4 clocks), transmitted via the IO1 and IO0 lines, with each pair of bits latched-in during the rising edge of SCK. The address MSB is input on IO1, the next bit on IO0, and this shift pattern continues to alternate between the two lines. Depending on the usage of AX read operation mode, a mode byte may be located after address input.

The first data byte addressed is shifted out on the IO1 and IO0 lines, with each pair of bits shifted out at a maximum frequency fct, during the falling edge of SCK. The MSB is output on IO1, while simultaneously the second bit is output on IO0. Figure 8.4 illustrates the timing sequence.

The first byte addressed can be at any memory location. The address is automatically incremented by one after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRDIO instruction. FRDIO instruction is terminated by driving CE# high (V<sub>IH</sub>).

The device supports the AX read operation by applying mode bits during dummy period. Mode bits consist of 8 bits, such as M7 to M0. Four cycles after address input are reserved for Mode bits in FRDIO execution. M7 to M4 are important for enabling this mode. M3 to M0 become don't care for future use. When M[7:4]=1010(Ah), it enables the AX read operation and subsequent FRDIO execution skips command code. It saves cycles as described in Figure 8.5. When the code is different from AXh (where X is don't care), the device exits the AX read operation. After finishing the read operation, device becomes ready to receive a new command. SPI or QPI mode configuration retains the prior setting. Mode bit must be applied during dummy cycles. Number of dummy cycle in Table 6.10 includes number of mode bit cycles. If dummy cycles is configured as 4 cycles, data output will starts right after mode bit applied.

If the FRDIO instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored and will not affect the current cycle.







Figure 8.4 Fast Read Dual I/O Sequence (with command decode cycles)

- 1. If the mode bits=AXh (where X is don't care), it can execute the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10. Read Dummy Cycles.
- 3. Since the number of dummy cycles and AX bit cycles are same in the above Figure, X should be Hi-Z to avoid I/O contention.



Figure 8.5 Fast Read Dual I/O AX Read Sequence (without command decode cycles)



- 1. If the mode bits=AXh (where X is don't care), it will keep executing the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.
- 3. Since the number of dummy cycles and AX bit cycles are same in the above Figure, X should be Hi-Z to avoid I/O contention.



#### 8.5 FAST READ DUAL OUTPUT OPERATION (FRDO, 3Bh)


The FRDO instruction is used to read memory data on two output pins each at up to a 133MHz clock.

The FRDO instruction code is followed by three address bytes (A23 – A0) and a dummy byte (8 clocks), transmitted via the IO0 line, with each bit latched-in during the rising edge of SCK. Then the first data byte addressed is shifted out on the IO1 and IO0 lines, with each pair of bits shifted out at a maximum frequency fCT, during the falling edge of SCK. The first bit (MSB) is output on IO1. Simultaneously the second bit is output on IO0.

The first byte addressed can be at any memory location. The address is automatically incremented by one after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRDO instruction. The FRDO instruction is terminated by driving CE# high (VIH).

If the FRDO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle.

Figure 8.6 Fast Read Dual Output Sequence





#### 8.6 FAST READ QUAD OUTPUT OPERATION (FRQO, 6Bh)

The FRQO instruction is used to read memory data on four output pins each at up to a 133 MHz clock.


The FRQO instruction code is followed by three address bytes (A23 – A0) and a dummy byte (8 clocks), transmitted via the IO0 line, with each bit latched-in during the rising edge of SCK. Then the first data byte addressed is shifted out on the IO3, IO2, IO1 and IO0 lines, with each group of four bits shifted out at a maximum frequency fCT, during the falling edge of SCK. The first bit (MSB) is output on IO3, while simultaneously the second bit is output on IO2, the third bit is output on IO1, etc.

The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRQO instruction. FRQO instruction is terminated by driving CE# high (VIH).

If a FRQO instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle.



# Figure 8.7 Fast Read Quad Output Sequence





#### 8.7 FAST READ QUAD I/O OPERATION (FRQIO, EBh)

The FRQIO instruction allows the address bits to be input four bits at a time. This may allow for code to be executed directly from the SPI in some applications.

The FRQIO instruction code is followed by three address bytes (A23 – A0) and dummy cycles (configurable, default is 6 clocks), transmitted via the IO3, IO2, IO1 and IO0 lines, with each group of four bits latched-in during the rising edge of SCK. The address of MSB inputs on IO3, the next bit on IO2, the next bit on IO1, the next bit on IO0, and continue to shift in alternating on the four. Depending on the usage of AX read operation mode, a mode byte may be located after address input.

The first data byte addressed is shifted out on the IO3, IO2, IO1 and IO0 lines, with each group of four bits shifted out at a maximum frequency fct, during the falling edge of SCK. The first bit (MSB) is output on IO3, while simultaneously the second bit is output on IO2, the third bit is output on IO1, etc. Figure 8.8 illustrates the timing sequence.


The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRQIO instruction. FRQIO instruction is terminated by driving CE# high (V<sub>IH</sub>).

The device supports the AX read operation by applying mode bits during dummy period. Mode bits consists of 8 bits, such as M7 to M0. Two cycles after address input are reserved for Mode bits in FRQIO execution. M7 to M4 are important for enabling this mode. M3 to M0 become don't care for future use. When M[7:4]=1010(Ah), it enables the AX read operation and subsequent FRQIO execution skips command code. It saves cycles as described in Figure 8.9. When the code is different from AXh (where X is don't care), the device exits the AX read operation. After finishing the read operation, device becomes ready to receive a new command. SPI or QPI mode configuration retains the prior setting. Mode bit must be applied during dummy cycles. Number of dummy cycle in Table 6.10 includes number of mode bit cycles. If dummy cycles is configured as 6 cycles, data output will starts right after mode bits and 4 additional dummy cycles are applied.

If the FRQIO instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored and will not have any effects on the current cycle.




Figure 8.8 Fast Read Quad I/O Sequence (with command decode cycles)



- 1. If the mode bits=AXh (where X is don't care), it can execute the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.



Figure 8.9 Fast Read Quad I/O AX Read Sequence (without command decode cycles)



- 1. If the mode bits=AXh (where X is don't care), it will keep executing the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.




## FAST READ QUAD I/O QPI OPERATION (FRQIO QPI, EBh)

The FRQIO QPI instruction is used to read memory data at up to a 133MHz clock.

The FRQIO QPI instruction utilizes all four IO lines to input the instruction code so that only two clocks are required, while the FRQIO instruction requires that the byte-long instruction code is shifted into the device only via IO0 line in eight clocks. As a result, 6 command cycles will be reduced by the FRQIO QPI instruction. In addition, subsequent address and data out are shifted in/out via all four IO lines like the FRQIO instruction. In fact, except for the command cycle, the FRQIO QPI operation is exactly same as the FRQIO.

The device supports the AX read operation by applying mode bits during dummy period. Mode bits consist of 8 bits, such as M7 to M0. Two cycles after address input are reserved for Mode bits in FRQIO execution. M7 to M4 are important for enabling this mode. M3 to M0 become don't care for future use. When M[7:4]=1010(Ah), it enables the AX read operation and subsequent FRQIO execution skips command code. It saves cycles as described in Figure 8.9. When the code is different from AXh (where X is don't care), the device exits the AX read operation. After finishing the read operation, device becomes ready to receive a new command. SPI or QPI mode configuration retains the prior setting. Mode bit must be applied during dummy cycles. Number of dummy cycles in Table 6.10 includes number of mode bit cycles. If dummy cycles are configured as 6 cycles, data output will start right after mode bits and 4 additional dummy cycles are applied.

If the FRQIO QPI instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored and will not have any effects on the current cycle.



6 Dummy Cycles

Figure 8.10 Fast Read Quad I/O QPI Sequence

Instruction

Note: Number of dummy cycles depends on Read Parameter setting. Detailed information in Table 6.10 Read Dummy Cycles.

3-byte Address

Data 1

Data 2



#### 8.8 PAGE PROGRAM OPERATION (PP. 02h)

The Page Program (PP) instruction allows up to 256 bytes data to be programmed into memory in a single operation. The destination of the memory to be programmed must be outside the protected memory area set by the Block Protection (BP3, BP2, BP1, BP0) bits. A PP instruction which attempts to program into a page that is write-protected will be ignored. Before the execution of PP instruction, the Write Enable Latch (WEL) must be enabled through a Write Enable (WREN) instruction.


The PP instruction code, three address bytes and program data (1 to 256 bytes) are input via the SI line. Program operation will start immediately after the CE# is brought high, otherwise the PP instruction will not be executed. The internal control logic automatically handles the programming voltages and timing. During a program operation, all instructions will be ignored except the RDSR instruction. The progress or completion of the program operation can be determined by reading the WIP bit in Status Register via a RDSR instruction. If the WIP bit is "1", the program operation is still in progress. If WIP bit is "0", the program operation has completed.

If more than 256 bytes data are sent to a device, the address counter rolls over within the same page, the previously latched data are discarded, and the last 256 bytes are kept to be programmed into the page. The starting byte can be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged.


Note: A program operation can alter "1"s into "0"s, but an erase operation is required to change "0"s back to "1"s. A byte cannot be reprogrammed without first erasing the whole sector or block.



# Figure 8.11 Page Program Sequence



# Figure 8.12 Page Program QPI Sequence





#### 8.9 QUAD INPUT PAGE PROGRAM OPERATION (PPQ, 32h/38h)

The Quad Input Page Program instruction allows up to 256 bytes data to be programmed into memory in a single operation with four pins (IO0, IO1, IO2 and IO3). The destination of the memory to be programmed must be outside the protected memory area set by the Block Protection (BP3, BP2, BP1, BP0) bits. A Quad Input Page Program instruction which attempts to program into a page that is write-protected will be ignored. Before the execution of Quad Input Page Program instruction, the QE bit in the Status Register must be set to "1" and the Write Enable Latch (WEL) must be enabled through a Write Enable (WREN) instruction.

The Quad Input Page Program instruction code, three address bytes and program data (1 to 256 bytes) are input via the four pins (IO0, IO1, IO2 and IO3). Program operation will start immediately after the CE# is brought high, otherwise the Quad Input Page Program instruction will not be executed. The internal control logic automatically handles the programming voltages and timing. During a program operation, all instructions will be ignored except the RDSR instruction. The progress or completion of the program operation can be determined by reading the WIP bit in Status Register via a RDSR instruction. If the WIP bit is "1", the program operation is still in progress. If WIP bit is "0", the program operation has completed.

If more than 256 bytes data are sent to a device, the address counter rolls over within the same page, the previously latched data are discarded, and the last 256 bytes data are kept to be programmed into the page. The starting byte can be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged.

Note: A program operation can alter "1"s into "0"s, but an erase operation is required to change "0"s back to "1"s.

A byte cannot be reprogrammed without first erasing the whole sector or block.




Figure 8.13 Quad Input Page Program Sequence



### **8.10 ERASE OPERATION**

The memory array of the IS25LP064A/032A is organized into uniform 4 Kbyte sectors or 32/64 Kbyte uniform blocks (a block consists of eight/sixteen adjacent sectors respectively).

Before a byte is reprogrammed, the sector or block that contains the byte must be erased (erasing sets bits to "1"). In order to erase the device, there are three erase instructions available: Sector Erase (SER), Block Erase (BER) and Chip Erase (CER). A sector erase operation allows any individual sector to be erased without affecting the data in other sectors. A block erase operation erases any individual block. A chip erase operation erases the whole memory array of a device. A sector erase, block erase, or chip erase operation can be executed prior to any programming operation.



#### 8.11 SECTOR ERASE OPERATION (SER, D7h/20h)

A Sector Erase (SER) instruction erases a 4 Kbyte sector before the execution of a SER instruction, the Write Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL bit is automatically reset after the completion of Sector Erase operation.

A SER instruction is entered, after CE# is pulled low to select the device and stays low during the entire instruction sequence The SER instruction code, and three address bytes are input via SI. Erase operation will start immediately after CE# is pulled high. The internal control logic automatically handles the erase voltage and timing.

During an erase operation, all instruction will be ignored except the Read Status Register (RDSR) instruction. The progress or completion of the erase operation can be determined by reading the WIP bit in the Status Register using a RDSR instruction.

If the WIP bit is "1", the erase operation is still in progress. If the WIP bit is "0", the erase operation has been completed.

Figure 8.14 Sector Erase Sequence





Figure 8.15 Sector Erase QPI Sequence





### 8.12 BLOCK ERASE OPERATION (BER32K:52h, BER64K:D8h)

A Block Erase (BER) instruction erases a 32/64 Kbyte block. Before the execution of a BER instruction, the Write Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL is reset automatically after the completion of a block erase operation.

The BER instruction code and three address bytes are input via SI. Erase operation will start immediately after the CE# is pulled high, otherwise the BER instruction will not be executed. The internal control logic automatically handles the erase voltage and timing.

Figure 8.16 Block Erase (64K) Sequence




Figure 8.17 Block Erase (64K) QPI Sequence






Figure 8.18 Block Erase (32K) Sequence





Figure 8.19 Block Erase (32K) QPI Sequence





## 8.13 CHIP ERASE OPERATION (CER, C7h/60h)

A Chip Erase (CER) instruction erases the entire memory array. Before the execution of CER instruction, the Write Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL is automatically reset after completion of a chip erase operation.

The CER instruction code is input via the SI. Erase operation will start immediately after CE# is pulled high, otherwise the CER instruction will not be executed. The internal control logic automatically handles the erase voltage and timing.

Figure 8.20 Chip Erase Sequence





Figure 8.21 Chip Erase QPI Sequence





# 8.14 WRITE ENABLE OPERATION (WREN, 06h)

The Write Enable (WREN) instruction is used to set the Write Enable Latch (WEL) bit. The WEL bit is reset to the write-protected state after power-up. The WEL bit must be write enabled before any write operation, including Sector Erase, Block Erase, Chip Erase, Page Program, Program Information Row, Write Status Register, and Write Function Register operations. The WEL bit will be reset to the write-protected state automatically upon completion of a write operation. The WREN instruction is required before any above operation is executed.

Figure 8.22 Write Enable Sequence





Figure 8.23 Write Enable QPI Sequence





## 8.15 WRITE DISABLE OPERATION (WRDI, 04h)

The Write Disable (WRDI) instruction resets the WEL bit and disables all write instructions. The WRDI instruction is not required after the execution of a write instruction, since the WEL bit is automatically reset.

Figure 8.24 Write Disable Sequence





Figure 8.25 Write Disable QPI Sequence





## 8.16 READ STATUS REGISTER OPERATION (RDSR, 05h)

The Read Status Register (RDSR) instruction provides access to the Status Register. During the execution of a program, erase or write Status Register operation, all other instructions will be ignored except the RDSR instruction, which can be used to check the progress or completion of an operation by reading the WIP bit of Status Register.

Figure 8.26 Read Status Register Sequence





Figure 8.27 Read Status Register QPI Sequence





# 8.17 WRITE STATUS REGISTER OPERATION (WRSR, 01h)

The Write Status Register (WRSR) instruction allows the user to enable or disable the block protection and Status Register write protection features by writing "0"s or "1"s into the non-volatile BP3, BP2, BP1, BP0, and SRWD bits. Also WRSR instruction allows the user to disable or enable quad operation by writing "0" or "1" into the non-volatile QE bit.

Figure 8.28 Write Status Register Sequence





Figure 8.29 Write Status Register QPI Sequence





## 8.18 READ FUNCTION REGISTER OPERATION (RDFR, 48h)

The Read Function Register (RDFR) instruction provides access to the Function Register. Refer to Table 6.6 Function Register Bit Definition for more detail.

Figure 8.30 Read Function Register Sequence





Figure 8.31 Read Function Register QPI Sequence





# 8.19 WRITE FUNCTION REGISTER OPERATION (WRFR, 42h)

The Write Function Register (WRFR) instruction allows the user to change from top block area (default) to bottom block area by setting TBS bit to "1".

Also Information Row Lock bits (IRL3~IRL0) can be set to "1" individually by WRFR instruction in order to lock Information Row. Since TBS bit and IRL bits are OTP, once it is set to "1", it cannot be set back to "0" again.

Figure 8.32 Write Function Register Sequence





Figure 8.33 Write Function Register QPI Sequence





## 8.20 ENTER QUAD PERIPHERAL INTERFACE (QPI) MODE OPERATION (QPIEN, 35h; QPIDI, F5h)

The Enter Quad Peripheral Interface (QPIEN) instruction, 35h, enables the Flash device for QPI mode operation. Upon completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a power cycle or an Exit Quad Peripheral Interface (QPIDI) instruction is sent to device.

The Exit Quad Peripheral Interface (QPIDI) instruction, F5h, resets the device to 1-bit SPI protocol operation. To execute a QPIDI instruction, the host drives CE# low, sends the QPIDI command cycle, then drives CE# high. The device just accepts QPI (2 clocks) command cycles.

Figure 8.34 Enter Quad Peripheral Interface (QPI) Mode Sequence





Figure 8.35 Exit Quad Peripheral Interface (QPI) Mode Sequence





#### 8.21 PROGRAM/ERASE SUSPEND & RESUME

The device allows the interruption of Sector-Erase, Block-Erase or Page-Program operations to conduct other operations. 75h/B0h command for suspend and 7Ah/30h for resume will be used. (SPI/QPI all acceptable) Function Register bit2 (PSUS) and bit3 (ESUS) are used to check whether or not the device is in suspend mode.

Suspend to read ready timing: 100µs Resume to another suspend timing: 400µs

#### PROGRAM/ERASE SUSPEND DURING SECTOR-ERASE OR BLOCK-Erase (PERSUS 75h/B0h)

The Program/Erase Suspend allows the interruption of Sector Erase and Block Erase operations. After the Program/Erase Suspend, WEL bit will be disabled, therefore only read related, resume and reset commands can be accepted. Refer to Table 8.3 for more detail.

To execute a Program/Erase Suspend operation, the host drives CE# low, sends the Program/Erase Suspend command cycle (75h/B0h), then drives CE# high. The Function Register indicates that the erase has been suspended by changing the ESUS bit from "0" to "1", but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the WIP bit in the Status Register or wait the specified time t<sub>SUS</sub>. When ESUS bit is issued, the Write Enable Latch (WEL) bit will be reset.

#### PROGRAM/ERASE SUSPEND DURING PAGE PROGRAMMING (PERSUS 75h/B0h)

The Program/Erase Suspend allows the interruption of all array program operations. After the Program/Erase Suspend command, WEL bit will be disabled, therefore only read related, resume and reset command can be accepted. Refer to Table 8.3 for more detail.

To execute the Program/Erase Suspend operation, the host drives CE# low, sends the Program/Erase Suspend command cycle (75h/B0h), then drives CE# high. The Function Register indicates that the programming has been suspended by changing the PSUS bit from "0" to "1", but the device will not accept another command until it is ready. To determine when the device will accept a new command, poll the WIP bit in the Status Register or wait the specified time t<sub>SUS</sub>.

#### PROGRAM/ERASE RESUME (PERRSM 7Ah/30h)

The Program/Erase Resume restarts the Program or Erase command that was suspended, and changes the suspend status bit in the Function Register (ESUS or PSUS bits) back to "0". To execute the Program/Erase Resume operation, the host drives CE# low, sends the Program/Erase Resume command cycle (7Ah/30h), then drives CE# high. A cycle is two nibbles long, most significant nibble first. To determine if the internal, self-timed Write operation completed, poll the WIP bit in the Status Register, or wait the specified time  $t_{SE}$ ,  $t_{BE}$  or  $t_{PP}$  for Sector Erase, Block Erase, or Page Programming, respectively. The total write time before suspend and after resume will not exceed the uninterrupted write times  $t_{SE}$ ,  $t_{BE}$  or  $t_{PP}$ .



**Table 8.4 Instructions accepted during Suspend** 

Operation	Instruction Allowed				
Suspended	Name	Hex Code	Operation		
Program or Erase	NORD	03h	Read Data Bytes from Memory at Normal Read Mode		
Program or Erase	FRD	0Bh	Read Data Bytes from Memory at Fast Read Mode		
Program or Erase	FRDIO	BBh	Fast Read Dual I/O		
Program or Erase	FRDO	3Bh	Fast Read Dual Output		
Program or Erase	FRQIO	EBh	Fast Read Quad I/O		
Program or Erase	FRQO	6Bh	Fast Read Quad Output		
Program or Erase	FRDTR	0Dh	Fast Read DTR Mode		
Program or Erase	FRDDTR	BDh	Fast Read Dual I/O DTR		
Program or Erase	FRQDTR	EDh	Fast Read Quad I/O DTR		
Program or Erase	RDSR	05h	Read Status Register		
Program or Erase	RDFR	48h	Read Function Register		
Program or Erase	PERRSM	7Ah/30h	Resume program/erase		
Program or Erase	RDID	ABh	Read Manufacturer and Product ID		
Program or Erase	SRP	C0	Set Read Parameters (Volatile)		
Program or Erase	RDJDID	9Fh	Read Manufacturer and Product ID by JEDEC ID Command		
Program or Erase	RDMDID	90h	Read Manufacturer and Device ID		
Program or Erase	RDJDIDQ	AFh	Read JEDEC ID QPI mode		
Program or Erase	RDUID	4Bh	Read Unique ID Number		
Program or Erase	RDSFDP	5Ah	SFDP Read		
Program or Erase	NOP	00h	No Operation		
Program or Erase	RSTEN	66h	Software reset enable		
Program or Erase	RST	99h	Reset (Only along with 66h)		
Program or Erase	IRRD	68h	Read Information Row		



### 8.22 ENTER DEEP POWER DOWN (DP, B9h)

The Enter Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (enter into Power-down mode). During this mode, standby current is reduced from  $I_{sb1}$  to  $I_{sb2}$ . While in the Power-down mode, the device is not active and all Write/Program/Erase instructions are ignored. The instruction is initiated by driving the CE# pin low and shifting the instruction code into the device. The CE# pin must be driven high after the instruction has been latched, or Power-down mode will not engage. Once CE# pin driven high, the Power-down mode will be entered within the time duration of  $t_{DP}$ . While in the Power-down mode only the Release from Power-down/RDID instruction, which restores the device to normal operation, will be recognized. All other instructions are ignored, including the Read Status Register instruction which is always available during normal operation. Ignoring all but one instruction makes the Power Down state a useful condition for securing maximum write protection. It is available in both SPI and QPI mode.

Figure 8.36 Enter Deep Power Down Mode Sequence





Figure 8.37 Enter Deep Power Down Mode QPI Sequence





## 8.23 RELEASE DEEP POWER DOWN (RDPD, ABh)

The Release Deep Power-down/Read Device ID instruction is a multi-purpose command. To release the device from the Power-down mode, the instruction is issued by driving the CE# pin low, shifting the instruction code "ABh" and driving CE# high.

Releasing the device from Power-down mode will take the time duration of tRES1 before normal operation is restored and other instructions are accepted. The CE# pin must remain high during the tRES1 time duration. If the Release Deep Power-down/RDID instruction is issued while an Erase, Program or Write cycle is in progress (WIP=1) the instruction is ignored and will not have any effects on the current cycle.

Figure 8.38 Release Power Down Sequence





Figure 8.39 Release Power Down QPI Sequence





### 8.24 SET READ PARAMETERS OPERATION (SRP, C0h)

### **Set Read Operational Driver Strength**

This device supports configurable Operational Driver Strengths in both SPI and QPI modes by setting three bits within the Read Register (ODS0, ODS1, ODS2). To set the ODS bits the SRP operation (C0h) instruction is required. The device's driver strength can be reduced as low as 12.50% of full drive strength. Details regarding the driver strength can be found in Table 6.11.

Note: The default driver strength is set to 50%

Figure 8.40 Set Read Parameters Sequence





Figure 8.41 Set Read Parameters QPI Sequence





#### Read with "8/16/32/64-Byte Wrap Around"

The device is capable of burst read with wrap around in both SPI and QPI mode. The size of burst length is configurable by using P0, P1, and P2 bits in Read Register. P2 bit (Wrap enable) enables the burst mode feature. P0 and P1 define the size of burst. Burst lengths of 8, 16, 32, and 64 bytes are supported. By default, address increases by one up through the entire array. By setting the burst length, the data being accessed can be limited to the length of burst boundary within a 256 byte page. The first output will be the data at the initial address which is specified in the instruction. Following data will come out from the next address within the burst boundary. Once the address reaches the end of boundary, it will automatically move to the first address of the boundary. CE# high will terminate the command.

For example, if burst length of 8 and initial address being applied is 0h, following byte output will be from address 00h and continue to 01h,..,07h, 00h, 01h... until CE# terminates the operation. If burst length of 8 and initial address being applied is FEh(254d), following byte output will be from address FEh and continue to FFh, F8h, F9h, FAh, FBh, FCh, FDh, and repeat from FEh until CE# terminates the operation.

The command, "SET READ PARAMETERS OPERATION (C0h)", is used to configure the burst length. If the following data input is one of "00h","01h","02h", and "03h", the device will be in default operation mode. It will be continuous burst read of the whole array. If the following data input is one of "04h","05h","06h", and "07h", the device will set the burst length as 8,16,32 and 64 respectively.

To exit the burst mode, another "C0h" command is necessary to set P2 to 0. Otherwise, the burst mode will be retained until either power down or reset operation. To change burst length, another "C0h" command should be executed to set P0 and P1 (Detailed information in Table 6.8 Burst Length Data). All read commands operate in burst mode once the Read Register is set to enable burst mode.

Refer to Figures 8.40 and 8.41 for instruction sequence.



### 8.25 READ PRODUCT IDENTIFICATION (RDID, ABh)

The Release from Power-down/Read Device ID instruction is a multi-purpose instruction. It can support both SPI and QPI modes. The Read Product Identification (RDID) instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of Product Identification.

The RDID instruction code is followed by three dummy bytes, each bit being latched-in on SI during the rising SCK edge. Then the Device ID is shifted out on SO with the MSB first, each bit been shifted out during the falling edge of SCK. The RDID instruction is ended by driving CE# high. The Device ID (ID7-ID0) outputs repeatedly if additional clock cycles are continuously sent to SCK while CE# is at low.

**Table 8.5 Product Identification** 

Manufacturer ID		(MF7-MF0)		
ISSI Serial Flash		9Dh		
Instruction	ABh	90h	9Fh	
Device Density	Device ID (ID7-ID0)		Memory Type + Capacity (ID15-ID0)	
32Mb	15	5h	6016h	
64Mb	16h		6017h	

Figure 8.42 Read Product Identification Sequence







Figure 8.43 Read Product Identification Sequence (QPI)





### 8.26 READ PRODUCT IDENTIFICATION BY JEDEC ID OPERATION (RDJDID, 9Fh; RDJDIDQ, AFh)

The JEDEC ID READ instruction allows the user to read the manufacturer and product ID of devices. Refer to Table 8.5 Product Identification for Manufacturer ID and Device ID. After the JEDEC ID READ command (9Fh in SPI mode and QPI mode, AFh in QPI mode) is input, the Manufacturer ID is shifted out MSB first followed by the 2-byte electronic ID (ID15-ID0) that indicates Memory Type and Capacity, one bit at a time. Each bit is shifted out during the falling edge of SCK. If CE# stays low after the last bit of the 2-byte electronic ID, the Manufacturer ID and 2-byte electronic ID will loop until CE# is pulled high.

and 2-byte electronic ID will loop until CE# is pulled high.







Figure 8.45 RDJDID and RDJDIDQ (Read JEDEC ID) Sequence in QPI Mode






### 8.27 READ DEVICE MANUFACTURER AND DEVICE ID OPERATION (RDMDID, 90h)

The Read Device Manufacturer and Device ID (RDMDID) instruction allows the user to read the Manufacturer and product ID of devices. Refer to Table 8.4 Product Identification for Manufacturer ID and Device ID. The RDMDID instruction code is followed by two dummy bytes and one byte address (A7 $\sim$ A0), each bit being latched-in on SI during the rising edge of SCK. If one byte address is initially set as A0 = 0, then the Manufacturer ID is shifted out on SO with the MSB first followed by the Device ID (ID7- ID0). Each bit is shifted out during the falling edge of SCK. If one byte address is initially set as A0 = 1, then Device ID will be read first followed by the Manufacturer ID. The Manufacturer and Device ID can be read continuously alternating between the two until CE# is driven high.






#### Notes:

- ADDRESS A0 = 0, will output the 1-byte Manufacturer ID (MF7-MF0) → 1-byte Device ID (ID7-ID0)
   ADDRESS A0 = 1, will output the 1-byte Device ID (ID7-ID0) → 1-byte Manufacturer ID (MF7-MF0)
- 2. The Manufacturer and Device ID can be read continuously and will alternate from one to the other until CE# pin is pulled high.

Figure 8.47 Read Product Identification by RDMDID QPI Read Sequence



#### Notes:

- ADDRESS A0 = 0, will output the 1-byte Manufacturer ID (MF7-MF0) → 1-byte Device ID (ID7-ID0)
   ADDRESS A0 = 1, will output the 1-byte Device ID (ID7-ID0) → 1-byte Manufacturer ID (MF7-MF0)
- 2. The Manufacturer and Device ID can be read continuously and will alternate from one to the other until CE# pin is pulled high.




### 8.28 READ UNIQUE ID NUMBER (RDUID, 4Bh)

The Read Unique ID Number (RDUID) instruction accesses a factory-set read-only 16-byte number that is unique to the device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The RDUID instruction is instated by driving the CE# pin low and shifting the instruction code (4Bh) followed by 3 address bytes and a dummy byte. After which, the 16-byte ID is shifted out on the falling edge of SCK as shown below.

As a result, the sequence of RDUID instruction is same as FAST READ except for the instruction code. RDUID QPI sequence is also same as FAST READ QPI except for the instruction code. Refer to the FAST READ QPI operation.

Note: 16 bytes of data will repeat as long as CE# is low and SCK is toggling.

### Figure 8.48 RDUID Sequence



**Table 8.6 Unique ID Addressing** 

A[23:16]	A[15:9]	A[8:4]	A[3:0]
XXh	XXh	00h	0h Byte address
XXh	XXh	00h	1h Byte address
XXh	XXh	00h	2h Byte address
XXh	XXh	00h	:
XXh	XXh	00h	Fh Byte address

Note: XX means "don't care".




### 8.29 READ SFDP OPERATION (RDSFDP, 5Ah)

The Serial Flash Discoverable Parameters (SFDP) standard provides a consistent method of describing the functions and features of serial Flash devices in a standard set of internal parameter tables. These parameters can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. For more details please refer to the JEDEC Standard JESD216A (Serial Flash Discoverable Parameters).

The sequence of issuing RDSFDP instruction is same as FAST\_READ: CE# goes low  $\rightarrow$  Send RDSFDP instruction (5Ah)  $\rightarrow$  Send 3 address bytes on SI pin  $\rightarrow$  Send 1 dummy byte on SI pin  $\rightarrow$  Read SFDP code on SO  $\rightarrow$  End RDSFDP operation by driving CE# high at any time during data out. Refer to ISSI's Application note for SFDP table. The data at the addresses that are not specified in SFDP table are undefined.

The sequence of RDSFDP instruction is same as FAST READ except for the instruction code. RDSFDP QPI sequence is also same as FAST READ QPI except for the instruction code. Refer to the FAST READ QPI operation.

### Figure 8.49 RDSFDP (Read SFDP) Sequence



#### 8.30 NO OPERATION (NOP, 00h)

The No Operation command solely cancels a Reset Enable command and has no impact on any other commands. It is available in both SPI and QPI modes. To execute a NOP, the host drives CE# low, sends the NOP command cycle (00h), then drives CE# high.



### 8.31 SOFTWARE RESET (RESET-ENABLE (RSTEN, 66h) AND RESET (RST, 99h)) AND HARDWARE RESET

The Software Reset operation is used as a system reset that puts the device in normal operating mode. During the Reset operation, the value of volatile registers will default back to the value in the corresponding non-volatile register. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST). The operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

Execute the CE# pin low → sends the Reset-Enable command (66h), and drives CE# high. Next, the host drives CE# low again, sends the Reset command (99h), and pulls CE# high.

Only for the parts that have the RESET# function option, Hardware Reset function is available. For all packages with RESET# (IO3) option except 16-pin SOIC/24-ball TFBGA with dedicated RESET# function, the RESET# pin will be solely applicable in SPI mode and when the QE bit is disabled. For 16-pin SOIC/24-ball TFBGA packages with dedicated RESET# function, the RESET# pin (or ball) is always applicable regardless of the QE bit value.

The dedicated RESET# pin (or ball) has an internal pull-up resistor and may be left floating if not used The RESET# pin (or ball) has the highest priority among all the input signals and will reset the device to its initial power-on state regardless of the state of all other pins (CE#, IOs, SCK, and WP#).

In order to activate Hardware Reset, the RESET# pin (or ball) must be driven low for a minimum period of  $t_{RESET}$  (1µs). Drive RESET# low for a minimum period of  $t_{RESET}$  will interrupt any on-going internal and external operations, release the device from deep power down mode<sup>1</sup>, disable all input signals, force the output pin enter a state of high impedance, and reset all the read parameters. If the RESET# pulse is driven for a period shorter than 1µs, it may still reset the device, however the 1µs minimum period is recommended to ensure the reliable operation. The required wait time after activating a HW Reset before the device will accept another instruction  $(t_{HWRST})$  is the same as the maximum value of  $t_{SUS}$  (100µs).

The Software/Hardware Reset during an active Program or Erase operation aborts the operation, which can result in corrupting or losing the data of the targeted address range. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation will require more latency than recovery from other operations.

Note 1: The Status and Function Registers remain unaffected.

Figure 8.50 Software Reset Enable and Software Reset Sequence (RSTEN, 66h + RST, 99h)







Figure 8.51 Software Reset Enable and Software Reset QPI Sequence (RSTEN, 66h + RST, 99h)



### 8.32 SECURITY INFORMATION ROW

The security Information Row is comprised of an additional 4 x 256 bytes of programmable information. The security bits can be reprogrammed by the user. Any program security instruction issued while an erase, program or write cycle is in progress is rejected without having any effect on the cycle that is in progress.

**Table 8.7 Information Row Valid Address Range** 

<b>V</b>						
Address Assignment	A[23:16]	A[15:8]	A[7:0]			
IRL0 (Information Row Lock0)	00h	00h	Byte address			
IRL1	00h	10h	Byte address			
IRL2	00h	20h	Byte address			
IRL3	00h	30h	Byte address			

Bit 7~4 of the Function Register is used to permanently lock the programmable memory array.

When Function Register bit IRLx = "0", the 256 bytes of the programmable memory array can be programmed. When Function Register bit IRLx = "1", the 256 bytes of the programmable memory array function as read only.




## 8.33 INFORMATION ROW ERASE OPERATION (IRER, 64h)

Information Row Erase (IRER) instruction erases the data in the Information Row x (x: 0~3) array. Prior to the operation, the Write Enable Latch (WEL) must be set via a Write Enable (WREN) instruction. The WEL bit is automatically reset after the completion of the operation.

The sequence of IRER operation: Pull CE# low to select the device → Send IRER instruction code → Send three address bytes → Pull CE# high. CE# should remain low during the entire instruction sequence. Once CE# is pulled high, Erase operation will begin immediately. The internal control logic automatically handles the erase voltage and timing. Refer to Figure 8.49 for IRER Sequence.

Figure 8.52 IRER (Information Row Erase) Sequence





#### 8.34 INFORMATION ROW PROGRAM OPERATION (IRP, 62h)


The Information Row Program (IRP) instruction allows up to 256 bytes data to be programmed into the memory in a single operation. Before the execution of IRP instruction, the Write Enable Latch (WEL) must be enabled through a Write Enable (WREN) instruction.

The IRP instruction code, three address bytes and program data (1 to 256 bytes) should be sequentially input. Three address bytes has to be input as specified in the Table 8.6 Information Row Valid Address Range. Program operation will start once the CE# goes high, otherwise the IRP instruction will not be executed. The internal control logic automatically handles the programming voltages and timing. During a program operation, all instructions will be ignored except the RDSR instruction. The progress or completion of the program operation can be determined by reading the WIP bit in Status Register via a RDSR instruction. If the WIP bit is "1", the program operation has completed.

If more than 256 bytes data are sent to a device, the address counter rolls over within the same page. The previously latched data are discarded and the last 256 bytes data are kept to be programmed into the page. The starting byte can be anywhere within the page. When the end of the page is reached, the address will wrap around to the beginning of the same page. If the data to be programmed are less than a full page, the data of all other bytes on the same page will remain unchanged.

Note: A program operation can alter "1"s into "0"s, but an erase operation is required to change "0"s back to "1"s. A byte cannot be reprogrammed without first erasing the corresponding Information Row array which is one of IR0~3.

Figure 8.53 IRP (Information Row Program) Sequence





### 8.35 INFORMATION ROW READ OPERATION (IRRD, 68h)

The IRRD instruction is used to read memory data at up to a 133MHz clock.


The IRRD instruction code is followed by three address bytes (A23 - A0) and a dummy byte, transmitted via the SI line, with each bit latched-in during the rising edge of SCK. Then the first data byte addressed is shifted out on the SO line, with each bit shifted out at a maximum frequency fct, during the falling edge of SCK.

The address is automatically incremented by one after each byte of data is shifted out. Once the address reaches the last address of each 256 byte Information Row, the next address will not be valid and the data of the address will be garbage data. It is recommended to repeat four times IRRD operation that reads 256 byte with a valid starting address of each Information Row in order to read all data in the 4 x 256 byte Information Row array. The IRRD instruction is terminated by driving CE# high (VIH).

If an IRRD instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored and will not have any effects on the current cycle.

The sequence of IRRD instruction is same as FAST READ except for the instruction code. IRRD QPI sequence is also same as FAST READ QPI except for the instruction code. Refer to the FAST READ QPI operation.

Figure 8.54 IRRD (Information Row Read) Sequence





### 8.36 FAST READ DTR MODE OPERATION (FRDTR, 0Dh)


The FRDTR instruction is for doubling the data in and out. Signals are triggered on both rising and falling edge of clock. The address is latched on both rising and falling edge of SCK, and data of each bit shifts out on both rising and falling edge of SCK at a maximum frequency  $f_{C2}$ . The 2-bit address can be latched-in at one clock, and 2-bit data can be read out at one clock, which means one bit at the rising edge of clock, the other bit at the falling edge of clock.

The first address byte can be at any location. The address is automatically increased to the next higher address after each byte of data is shifted out, so the whole memory can be read out in a single FRDTR instruction. The address counter rolls over to 0 when the highest address is reached.

The sequence of issuing FRDTR instruction is: CE# goes low  $\rightarrow$  Sending FRDTR instruction code (1bit per clock)  $\rightarrow$  3-byte address on SI (2-bit per clock)  $\rightarrow$  4 dummy clocks on SI  $\rightarrow$  Data out on SO (2-bit per clock)  $\rightarrow$  End FRDTR operation via driving CE# high at any time during data out.

While a Program/Erase/Write Status Register cycle is in progress, FRDTR instruction will be rejected without any effect on the current cycle.

#### Figure 8.55 FRDTR Sequence






### FAST READ DTR QPI MODE OPERATION (FRDTR QPI, 0Dh)

The FRDTR QPI instruction utilizes all four IO lines to input the instruction code so that only two clocks are required, while the FRDTR instruction requires that the byte-long instruction code is shifted into the device only via IO0 line in eight clocks. In addition, subsequent address and data out are shifted in/out via all four IO lines unlike the FRDTR instruction. Eventually this operation is same as the FRQDTR QPI, but the only different thing is that AX mode is not available in the FRDTR QPI operation.

The sequence of issuing FRDTR QPI instruction is: CE# goes low  $\rightarrow$  Sending FRDTR QPI instruction (4-bit per clock)  $\rightarrow$  24-bit address interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  $\rightarrow$  3 dummy clocks (configurable, default is 3 clocks)  $\rightarrow$  Data out interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  $\rightarrow$  End FRDTR QPI operation by driving CE# high at any time during data out.

If the FRDTR QPI instruction is issued while a Program/Erase/Write Status Register cycle is in progress (WIP=1), the instruction will be rejected without any effect on the current cycle.

#### Figure 8.56 FRDTR QPI Sequence



#### Notes:

- 1. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.
- 2. Sufficient dummy cycles are required to avoid I/O contention.



### 8.37 FAST READ DUAL IO DTR MODE OPERATION (FRDDTR, BDh)

The FRDDTR instruction enables Double Transfer Rate throughput on dual I/O of the device in read mode. The address (interleave on dual I/O pins) is latched on both rising and falling edge of SCK, and the data (interleave on dual I/O pins) shift out on both rising and falling edge of SCK at a maximum frequency  $f_{T2}$ . The 4-bit address can be latched-in at one clock, and 4-bit data can be read out at one clock, which means two bits at the rising edge of clock, the other two bits at the falling edge of clock.

The first address byte can be at any location. The address is automatically increased to the next higher address after each byte of data is shifted out, so the whole memory can be read out with a single FRDDTR instruction. The address counter rolls over to 0 when the highest address is reached. Once writing FRDDTR instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.


The sequence of issuing FRDDTR instruction is: CE# goes low  $\rightarrow$  Sending FRDDTR instruction (1-bit per clock)  $\rightarrow$  24-bit address interleave on IO1 & IO0 (4-bit per clock)  $\rightarrow$  2 dummy clocks (configurable default is 2 clocks) on IO1 & IO0  $\rightarrow$  Data out interleave on IO1 & IO0 (4-bit per clock)  $\rightarrow$  End FRDDTR operation via pulling CE# high at any time during data out (Please refer to Figure 8.57 for 2 x I/O Double Transfer Rate Read Mode Timing Waveform).

If AXh (where X is don't care) is input for the mode bits during dummy cycles, the device will enter AX read operation mode which enables subsequent FRDDTR execution skips command code. It saves cycles as described in Figure 8.58. When the code is different from AXh, the device exits the AX read operation. After finishing the read operation, device becomes ready to receive a new command. Since the number of dummy cycles and AX bit cycles are same in this case, X should be Hi-Z to avoid I/O contention.

If the FRDDTR instruction is issued while a Program/Erase/Write Status Register cycle is in progress (WIP=1), the instruction will be rejected without any effect on the current cycle.




Figure 8.57 FRDDTR Sequence (with command decode cycles)



- 1. If the mode bits=AXh (where X is don't care), it can execute the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.
- 3. Since the number of dummy cycles and AX bit cycles are same in the above Figure, X should be Hi-Z to avoid I/O contention.



Figure 8.58 FRDDTR AX Read Sequence (without command decode cycles)



- 1. If the mode bits=AXh (where X is don't care), it will keep executing the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.
- 3. Since the number of dummy cycles and AX bit cycles are same in the above Figure, X should be Hi-Z to avoid I/O contention.



## 8.38 FAST READ QUAD IO DTR MODE OPERATION (FRQDTR, EDh)

The FRQDTR instruction enables Double Transfer Rate throughput on quad I/O of the device in read mode. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCK at a maximum frequency  $f_{Q2}$ . The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at the rising edge of clock, the other four bits at the falling edge of clock.

The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out with a single FRQDTR instruction. The address counter rolls over to 0 when the highest address is reached. Once writing FRQDTR instruction, the following address/dummy/data out will perform as 8-bit instead of previous 1-bit.

The sequence of issuing FRQDTR instruction is: CE# goes low  $\rightarrow$  Sending FRQDTR instruction (1-bit per clock)  $\rightarrow$  24-bit address interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  $\rightarrow$  3 dummy clocks (configurable, default is 3 clocks)  $\rightarrow$  Data out interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  $\rightarrow$  End FRQDTR operation by driving CE# high at any time during data out.


If AXh (where X is don't care) is input for the mode bits during dummy cycles, the device will enter AX read operation mode which enables subsequent FRQDTR execution skips command code. It saves cycles as described in Figure 8.60. When the code is different from AXh, the device exits the AX read operation. After finishing the read operation, device becomes ready to receive a new command.

If the FRQDTR instruction is issued while a Program/Erase/Write Status Register cycle is in progress (WIP=1), the instruction will be rejected without any effect on the current cycle.

76





Figure 8.59 FRQDTR Sequence (with command decode cycles)



- 1. If the mode bits=AXh (where X is don't care), it can execute the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.
- 3. Sufficient dummy cycles are required to avoid I/O contention. If the number of dummy cycles and AX bit cycles are same, then X should be Hi-Z.







- 1. If the mode bits=AXh (where X is don't care), it will keep executing the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.
- 3. Sufficient dummy cycles are required to avoid I/O contention. If the number of dummy cycles and AX bit cycles are same, then X should be Hi-Z.



## FAST READ QUAD IO DTR QPI MODE OPERATION (FRQDTR QPI, EDh)

The FRQDTR QPI instruction utilizes all four IO lines to input the instruction code so that only two clocks are required, while the FRQDTR instruction requires that the byte-long instruction code is shifted into the device only via IO0 line in eight clocks. As a result, 6 command cycles will be reduced by the FRQDTR QPI instruction. In addition, subsequent address and data out are shifted in/out via all four IO lines like the FRQDTR instruction. In fact, except for the command cycle, the FRQDTR QPI operation is exactly same as the FRQDTR.

The sequence of issuing FRQDTR QPI instruction is: CE# goes low  $\rightarrow$  Sending FRQDTR QPI instruction (4-bit per clock)  $\rightarrow$  24-bit address interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  $\rightarrow$  3 dummy clocks (configurable, default is 3 clocks)  $\rightarrow$  Data out interleave on IO3, IO2, IO1 & IO0 (8-bit per clock)  $\rightarrow$  End FRQDTR QPI operation by driving CE# high at any time during data out.

If AXh (where X is don't care) is input for the mode bits during dummy cycles, the device will enter AX read operation mode which enables subsequent FRQDTR QPI execution skips command code. It saves cycles as described in Figure 8.60. When the code is different from AXh, the device exits the AX read operation. After finishing the read operation, device becomes ready to receive a new command.

If the FRQDTR QPI instruction is issued while a Program/Erase/Write Status Register cycle is in progress (WIP=1), the instruction will be rejected without any effect on the current cycle.




Figure 8.61 FRQDTR QPI Sequence (with command decode cycles)

- 1. If the mode bits=AXh (where X is don't care), it can execute the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. Number of dummy cycles depends on clock speed. Detailed information in Table 6.10 Read Dummy Cycles.
- 3. Sufficient dummy cycles are required to avoid I/O contention. If the number of dummy cycles and AX bit cycles are same, then X should be Hi-Z.



#### 8.39 SECTOR LOCK/UNLOCK FUNCTIONS

# **SECTOR UNLOCK OPERATION (SECUNLOCK, 26h)**

The Sector Unlock command allows the user to select a specific sector to allow program and erase operations. This instruction is effective when the blocks are designated as write-protected through the BP0, BP1, BP2, and BP3 bits in the Status Register. Only one sector can be enabled at any time. To enable a different sector, a previously enabled sector must be disabled by executing a Sector Lock command. The instruction code is followed by a 24-bit address specifying the target sector, but A0 through A11 are not decoded. The remaining sectors within the same block remain as read-only.

Figure 8.62 Sector Unlock Sequence





Figure 8.63 Sector Unlock QPI Sequence





# **SECTOR LOCK OPERATION (SECLOCK, 24h)**

The Sector Lock command relocks a sector that was previously unlocked by the Sector Unlock command. The instruction code does not require an address to be specified, as only one sector can be enabled at a time. The remaining sectors within the same block remain in read-only mode.

Figure 8.64 Sector Lock Sequence





Figure 8.65 Sector Lock QPI Sequence





# 9. ELECTRICAL CHARACTERISTICS

# 9.1 ABSOLUTE MAXIMUM RATINGS (1)

Storage Temperature	-65°C to +150°C	
Surface Mount Load Soldering Tomperature	Standard Package	240°C 3 Seconds
Surface Mount Lead Soldering Temperature	Lead-free Package	260°C 3 Seconds
Input Voltage with Respect to Ground on All Pins	-0.5V to V <sub>CC</sub> + 0.5V	
All Output Voltage with Respect to Ground		-0.5V to V <sub>CC</sub> + 0.5V
Vcc	-0.5V to +6.0V	
Electrostatic Discharge Voltage (Human Body Model) <sup>(2)</sup>	-2000V to +2000V	

#### Notes:

- 1. Applied conditions greater than those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. ANSI/ESDA/JEDEC JS-001

## 9.2 OPERATING RANGE

Part Number	IS25LP064A/032A	
Operating Temperature (Extended Grade E)	-40°C to 105°C	
Operating Temperature (Extended+ Grade E1)	-40°C to 125°C	
Operating Temperature (Automotive Grade A1)	-40°C to 85°C	
Operating Temperature (Automotive Grade A2)	-40°C to 105°C	
Operating Temperature (Automotive Grade A3)	-40°C to 125°C	
V <sub>CC</sub> Power Supply	2.7V (VMIN) – 3.6V (VMAX); 3.0V (Typ), Max. 133MHz	
VCC Fower Supply	2.3V (VMIN) – 3.6V (VMAX); 3.0V (Typ), Max. 104MHz	



## 9.3 DC CHARACTERISTICS

(Under operating range)

Symbol	Parameter	Condition		Min	Typ <sup>(2)</sup>	Max	Units
		NORD at 50MHz,			5	9	
	)	FRD Single at 133MHz			7	11	
I <sub>CC1</sub>	V <sub>CC</sub> Active Read current <sup>(3)</sup>	FRD Quad at 133MHz			10	14	
		FRD Quad DTR at 66MHz			10	14	
			85°C			20 <sup>(6)</sup>	
$I_{CC2}$	V <sub>CC</sub> Program Current	CE# = V <sub>CC</sub>	105°C		17	22 <sup>(6)</sup>	
			125°C			25	
			85°C			20 <sup>(6)</sup>	m ^
I <sub>CC3</sub>	V <sub>CC</sub> WRSR Current	CE# = V <sub>CC</sub>	105°C		17	22 <sup>(6)</sup>	mA
			125°C			25	
			85°C			20 <sup>(6)</sup>	
I <sub>CC4</sub>	V <sub>CC</sub> Erase Current (SER/BER32K/BER64K)	rrent K/BER64K) CE# = V <sub>CC</sub>			17	22 <sup>(6)</sup>	
			125°C			25	
			85°C			20 <sup>(6)</sup>	
I <sub>CC5</sub>	V <sub>CC</sub> Erase Current (CE)	CE# = V <sub>CC</sub>	105°C		17	22 <sup>(6)</sup>	
			125°C			25	
			85°C			20 <sup>(6)</sup>	
I <sub>SB1</sub>	$V_{CC}$ Standby Current $V_{CC} = VMAX$ , $CE# = V_{CC}$		105°C		10	30 <sup>(6)</sup>	
	oo		125°C			60	
			85°C			10 <sup>(6)</sup>	
I <sub>SB2</sub>	Deep power down current	$V_{CC} = VMAX, CE# = V_{CC}$	105°C		5	15 <sup>(6)</sup>	μA
			125°C			30	
ILI	Input Leakage Current	$CE\# = V_{CC}$ , $RESET\#^{(4)} = V_{CC}$				±1 <sup>(5)</sup>	
I <sub>LO</sub>	Output Leakage Current	$CE\# = V_{CC}$ , $RESET\#^{(4)} = V_{CC}$				±1 <sup>(5)</sup>	
V <sub>IL</sub> <sup>(1)</sup>	Input Low Voltage			-0.5		0.3V <sub>CC</sub>	
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage			0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	\/MINI .\/ .\/MA\/	I <sub>OL</sub> = 100 μA			0.2	V
V <sub>OH</sub>	Output High Voltage	VMIN < V <sub>CC</sub> < VMAX	Ι <sub>ΟΗ</sub> = -100 μΑ	V <sub>CC</sub> - 0.2			


- 1. Maximum DC voltage on input or I/O pins is Vcc + 0.5V. During voltage transitions, input or I/O pins may overshoot Vcc by +2.0V for a period of time not to exceed 20ns. Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, input or I/O pins may undershoot GND by -2.0V for a period of time not to exceed 20ns.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{cc} = V_{cc}$  (Typ), TA=25°C.
- 3. Outputs are unconnected during reading data so that output switching current is not included.
- 4. Only for the dedicated RESET# pin (or ball).
- 5. The Max of  $I_{LI}$  and  $I_{LO}$  for the dedicated RESET# pin (or ball) is  $\pm 2~\mu A$ .
- 6. These parameters are characterized and are not 100% tested.



## 9.4 AC MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Max	Units
CL	Load Capacitance up to 104MHz		30	pF
CL	Load Capacitance up to 133MHz		15	pF
TR,TF	Input Rise and Fall Times	5		ns
VIN	Input Pulse Voltages	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>		V
VREFI	Input Timing Reference Voltages	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>		V
VREFO	Output Timing Reference Voltages	0.5	V <sub>CC</sub>	V

Figure 9.1 Output test load & AC measurement I/O Waveform



# 9.5 PIN CAPACITANCE

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
C <sub>IN</sub>	Input Capacitance (CE#, SCK)	$V_{IN} = 0V$	-	-	6	pF
C <sub>IN/OUT</sub>	Input/Output Capacitance (other pins)	V <sub>IN/OUT</sub> = 0V	-	-	8	pF

## Notes:

1. These parameters are characterized and are not 100% tested.



# 9.6 AC CHARACTERISTICS

(Under operating range, refer to section 9.4 for AC measurement conditions)

Symbol	Parameter			Min	Typ <sup>(3)</sup>	Max	Units	
f <sub>CT</sub>	Clock Frequency for fast read SPI, Dual, Dual I/O, Quad I/O,		Vcc=2.7V~3.6V	0		133	MHz	
101	QPI.	and	Vcc=2.3V~3.6V	0		104	MHz	
f <sub>C2</sub> , f <sub>T2</sub> , f <sub>Q2</sub>	Clock Frequency for fast read SPI DTR, Dual DTR, Dual I/O QPI DTR.		ad I/O DTR, and	0		66	MHz	
f <sub>C</sub>	Clock Frequency for read mod	le SPI		0		50	MHz	
t <sub>CLCH</sub> <sup>(1)</sup>	SCK Rise Time (peak to peak	)		0.1			V/ns	
t <sub>CHCL</sub> <sup>(1)</sup>	SCK Fall Time ( peak to peak)	)		0.1			V/ns	
<b>4</b>	SCK High Time	For rea	ad mode	45% f <sub>C</sub>			no	
tckh	SCK High Time	For oth	ners	45% f <sub>CT/C2/T2/Q2</sub>			ns	
4	SCK Low Time	For rea	ad mode	45% f <sub>C</sub>			no	
t <sub>CKL</sub>	SCR LOW TITTLE	For oth	ners	45% f <sub>CT/C2/T2/Q2</sub>			ns	
t <sub>CEH</sub>	CE# High Time			7			ns	
t <sub>CS</sub>	CE# Setup Time			6			ns	
t <sub>CH</sub>	CE# Hold Time			6			ns	
tno	Data In Setup Time	Norma	l Mode	2			ns	
t <sub>DS</sub>	Data III Setup Time		lode	1.5			113	
tou	Data in Hold Time		l Mode	2			ns	
t <sub>DH</sub>	Data in Floid Time	DTR M	lode	1.5			113	
t <sub>V</sub>	Output Valid	@ 133	MHz (CL = 15pF)			7	ns	
ιγ	Output valid	@ 104	MHz (CL = 30pF)			8	113	
$t_{OH}$	Output Hold Time			2			ns	
t <sub>DIS</sub> <sup>(1)</sup>	Output Disable Time					8	ns	
t <sub>HLCH</sub>	HOLD Active Setup Time relate	tive to SC	K	5			ns	
t <sub>CHHH</sub>	HOLD Active Hold Time relative	ve to SCK	(	5			ns	
t <sub>HHCH</sub>	HOLD Not Active Setup Time	relative to	SCK	5			ns	
t <sub>CHHL</sub>	HOLD Not Active Hold Time re	elative to	SCK	5			ns	
$t_{LZ}^{(1)}$	HOLD to Output Low Z	HOLD to Output Low Z				12	ns	
t <sub>HZ</sub> <sup>(1)</sup>	HOLD to Output High Z				12	ns		
	Sector Erase Time (4Kbyte)	oyte)			70	300	ms	
	Block Erase Time (32Kbyte)				0.1	0.5	s	
t <sub>EC</sub>	Block Erase time (64Kbyte)				0.15	1.0	s	
	Ohio Face T	32Mb			8	23		
	Chip Erase Time	64Mb			16	45	s	
t <sub>PP</sub>	Page Program Time	•			0.2	0.8	ms	




Symbol	Parameter	Min	Typ <sup>(3)</sup>	Max	Units
t <sub>RES1</sub> <sup>(1)</sup>	Release deep power down			3	μs
$t_{DP}^{(1)}$	Deep power down			3	μs
t <sub>W</sub>	Write Status Register time		2	15	ms
t <sub>SUS</sub> <sup>(1)</sup>	Suspend to read ready			100	μs
t <sub>SRST</sub> <sup>(1)</sup>	Software Reset recovery time			100	μs
t <sub>RESET</sub> (1),(4)	RESET# pin low pulse width	1 <sup>(2)</sup>			μs
t <sub>HWRST</sub> <sup>(1),(4)</sup>	Hardware Reset recovery time			100	μs

- 1. These parameters are characterized and not 100% tested.
- 2. If the RESET# pulse is driven for a period shorter than 1µs (t<sub>RESET</sub> minimum), it may still reset the device, however the 1µs minimum period is recommended to ensure reliable operation.
- 3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> (Typ), TA=25°C.
- 4. Only applicable to the parts that have the RESET# pin (or ball) option.




## 9.7 SERIAL INPUT/OUTPUT TIMING

Figure 9.2 SERIAL INPUT/OUTPUT TIMING (Normal Mode) (1)



Note1. For SPI Mode 0 (0,0)


Figure 9.3 SERIAL INPUT/OUTPUT TIMING (DTR Mode) (1)



Note1. For SPI Mode 0 (0,0)



# Figure 9.4 HOLD TIMING






## 9.8 POWER-UP AND POWER-DOWN

At Power-up and Power-down, the device must be NOT SELECTED until Vcc reaches at the right level. (Adding a simple pull-up resistor on CE# is recommended.)

# Power up timing



Symbol	Parameter	Min.	Max	Unit
tVCE <sup>(1)</sup>	Vcc(min) to CE# Low	1		ms
tPUW <sup>(1)</sup>	Power-up time delay to write instruction	1	10	ms
$V_{WI}^{(1)}$	Write Inhibit Voltage		2.1	V

Note: These parameters are characterized and not 100% tested.



# 9.9 PROGRAM/ERASE PERFORMANCE

Parameter		Тур	Max	Unit
Sector Erase Time (4Kbyte	•)	70	300	ms
Block Erase Time (32Kbyte	<del>:</del> )	0.1	0.5	S
Block Erase Time (64Kbyte	Block Erase Time (64Kbyte)		1.0	S
Chin Franc Time	32Mb	8	23	
Chip Erase Time	64Mb	16	45	S
Page Programming Time		0.2	0.8	ms
Byte Program		8	40	μs

Note: These parameters are characterized and not 100% tested.

# 9.10 RELIABILITY CHARACTERISTICS


Parameter	Min	Max	Unit	Test Method
Endurance	100,000	-	Cycles	JEDEC Standard A117
Data Retention	20	-	Years	JEDEC Standard A117
Latch-Up	-100	+100	mA	JEDEC Standard 78

Note: These parameters are characterized and not 100% tested.




# 10. PACKAGE TYPE INFORMATION

# 10.1 8-PIN JEDEC 208MIL BROAD SMALL OUTLINE INTEGRATED CIRCUIT (SOIC) PACKAGE (B)






# 10.2 8-CONTACT ULTRA-THIN SMALL OUTLINE NO-LEAD (WSON) PACKAGE 6X5MM (K)






# 10.3 8-CONTACT ULTRA-THIN SMALL OUTLINE NO-LEAD (WSON) PACKAGE 8X6MM (L)



Note: All dimensions are in millimeters. Lead co-planarity is 0.08mm.




# 10.4 8-PIN 208MIL VSOP PACKAGE (F)






# 10.5 16-LEAD PLASTIC SMALL OUTLINE PACKAGE (300 MILS BODY WIDTH) (M)






# 10.6 24-BALL THIN PROFILE FINE PITCH BGA 6X8MM 4X6 BALL ARRAY (G)






# 10.7 24-BALL THIN PROFILE FINE PITCH BGA 6X8MM 5X5 BALL ARRAY (H)





#### 11. ORDERING INFORMATION- Valid Part Numbers



- 1. Call Factory for other package options available.
- 2. For the RESET# (IO3) pin option instead of HOLD# (IO3) pin, call Factory.



Density	Frequency (MHz)	Order Part	Number <sup>(1)</sup>	Package <sup>(2)</sup>
		IS25LP064A-JBLE	IS25LP064A-JBLE1	8-pin SOIC 208mil
		IS25LP064A-JKLE	IS25LP064A-JKLE1	8-contact WSON 6x5mm
		IS25LP064A-JLLE	IS25LP064A-JLLE1	8-contact WSON 8x6mm
		IS25LP064A-JFLE	IS25LP064A-JFLE1	8-pin VSOP 208mil
		IS25LP064A-JMLE	IS25LP064A-JMLE1	16-pin SOIC 300mil
		IS25LP064A-JGLE	IS25LP064A-JGLE1	24-ball TFBGA 6x8mm 4x6 ball array
		IS25LP064A-JHLE	IS25LP064A-JHLE1	24-ball TFBGA 6x8mm 5x5 ball array (Call Factory)
		IS25LP064A-QBLE	IS25LP064A-QBLE1	8-pin SOIC 208mil
		IS25LP064A-QKLE	IS25LP064A-QKLE1	8-contact WSON 6x5mm
		IS25LP064A-QLLE	IS25LP064A-QLLE1	8-contact WSON 8x6mm
		IS25LP064A-QFLE	IS25LP064A-QFLE1	8-pin VSOP 208mil
		IS25LP064A-QMLE	IS25LP064A-QMLE1	16-pin SOIC 300mil
		IS25LP064A-QGLE	IS25LP064A-QGLE1	24-ball TFBGA 6x8mm
		IS25LP064A-RMLE	IS25LP064A-RMLE1	16-pin SOIC 300mil <sup>(3)</sup>
		IS25LP064A-PMLE	IS25LP064A-PMLE1	16-pin SOIC 300mil <sup>(3)</sup>
		IS25LP064A-RGLE	IS25LP064A-RGLE1	24-ball TFBGA 6x8mm 4x6 ball array (3)
		IS25LP064A-RHLE	IS25LP064A-RHLE1	24-ball TFBGA 6x8mm 5x5 ball array (3) (Call Factory)
		IS25LP064A-PGLE	IS25LP064A-PGLE1	24-ball TFBGA 6x8mm 4x6 ball array (3)
0.4841	400	IS25LP064A-DMLE	IS25LP064A-DMLE1	16-pin SOIC 300mil
64Mb	133	IS25LP064A-DGLE	IS25LP064A-DGLE1	24-ball TFBGA 6x8mm 4x6 ball array
		IS25LP064A-JBLA*		8-pin SOIC 208mil (Call Factory)
		IS25LP06	64A-JKLA*	8-contact WSON 6x5mm (Call Factory)
		IS25LP06	64A-JLLA*	8-contact WSON 8x6mm (Call Factory)
		IS25LP06	4A-JMLA*	16-pin SOIC 300mil (Call Factory)
		IS25LP06	4A-JGLA*	24-ball TFBGA 6x8mm 4x6 ball array (Call Factory)
		IS25LP06	4A-JHLA*	24-ball TFBGA 6x8mm 5x5 ball array (Call Factory)
		IS25LP06	4A-QBLA*	8-pin SOIC 208mil (Call Factory)
		IS25LP06	4A-QKLA*	8-contact WSON 6x5mm (Call Factory)
		IS25LP06	4A-QMLA*	16-pin SOIC 300mil (Call Factory)
		IS25LP06	4A-QGLA*	24-ball TFBGA 6x8mm (Call Factory)
		IS25LP06	4A-RMLA*	16-pin SOIC 300mil <sup>(3)</sup> (Call Factory)
		IS25LP06	4A-RGLA*	24-ball TFBGA 6x8mm 4x6 ball array (3) (Call Factory)
		IS25LP06	4A-RHLA*	24-ball TFBGA 6x8mm 5x5 ball array (3) (Call Factory)
		IS25LP06	4A-PGLA*	24-ball TFBGA 6x8mm 4x6 ball array (3) (Call Factory)
		IS25LP06	4A-DMLA*	16-pin SOIC 300mil(Call Factory)
		IS25LP06	4A-DGLA*	24-ball TFBGA 6x8mm 4x6 ball array (Call Factory)
		IS25LP06	4A-DHLA*	24-ball TFBGA 6x8mm 5x5 ball array (Call Factory)
		IS25LP06	64A-JWLE	KGD (Call Factory)



Density	Frequency (MHz)	Order Part	t Number <sup>(1)</sup>	Package <sup>(2)</sup>
		IS25LP032A-JBLE	IS25LP032A-JBLE1	8-pin SOIC 208mil
		IS25LP032A-JKLE	IS25LP032A-JKLE1	8-contact WSON 6x5mm
		IS25LP032A-JLLE	IS25LP032A-JLLE1	8-contact WSON 8x6mm
		IS25LP032A-JFLE	IS25LP032A-JFLE1	8-pin VSOP 208mil
		IS25LP032A-JMLE	IS25LP032A-JMLE1	16-pin SOIC 300mil
		IS25LP032A-JGLE	IS25LP032A-JGLE1	24-ball TFBGA 6x8mm 4x6 ball array
		IS25LP032A-JHLE	IS25LP032A-JHLE1	24-ball TFBGA 6x8mm 5x5 ball array (Call Factory)
		IS25LP032A-RMLE	IS25LP032A-RMLE1	16-pin SOIC 300mil <sup>(3)</sup>
		IS25LP032A-PMLE	IS25LP032A-PMLE1	16-pin SOIC 300mil <sup>(3)</sup>
		IS25LP032A-RGLE	IS25LP032A-RGLE1	24-ball TFBGA 6x8mm 4x6 ball array (3)
		IS25LP032A-PGLE	IS25LP032A-PGLE1	24-ball TFBGA 6x8mm 4x6 ball array (3)
		IS25LP032A-DMLE	IS25LP032A-DMLE1	16-pin SOIC 300mil
		IS25LP032A-DGLE	IS25LP032A-DGLE1	24-ball TFBGA 6x8mm 4x6 ball array
		IS25LP032A-DHLE	IS25LP032A-DHLE1	24-ball TFBGA 6x8mm 5x5 ball array (Call Factory)
		IS25LP03	2A-JBLA*	8-pin SOIC 208mil (Call Factory)
32Mb	133	IS25LP03	2A-JKLA*	8-contact WSON 6x5mm (Call Factory)
		IS25LP03	32A-JLLA*	8-contact WSON 8x6mm (Call Factory)
		IS25LP03	32A-JFLA*	8-pin VSOP 208mil (Call Factory)
		IS25LP03	2A-JMLA*	16-pin SOIC 300mil (Call Factory)
		IS25LP03	2A-JGLA*	24-ball TFBGA 6x8mm 4x6 ball array (Call Factory)
		IS25LP03	2A-JHLA*	24-ball TFBGA 6x8mm 5x5 ball array (Call Factory)
		IS25LP03	2A-RMLA*	16-pin SOIC 300mil <sup>(3)</sup> (Call Factory)
		IS25LP03	2A-RGLA*	24-ball TFBGA 6x8mm 4x6 ball array (3) (Call Factory)
		IS25LP03	2A-RHLA*	24-ball TFBGA 6x8mm 5x5 ball array (3) (Call Factory)
		IS25LP03	2A-PMLA*	16-pin SOIC 300mil <sup>(3)</sup> (Call Factory)
		IS25LP03	2A-PGLA*	24-ball TFBGA 6x8mm 4x6 ball array (3) (Call Factory)
		IS25LP032A-PHLA*		24-ball TFBGA 6x8mm 5x5 ball array (3) (Call Factory)
		IS25LP03	2A-DMLA*	16-pin SOIC 300mil (Call Factory)
		IS25LP032A-DGLA*		24-ball TFBGA 6x8mm 4x6 ball array (Call Factory)
		IS25LP03	2A-DHLA*	24-ball TFBGA 6x8mm 5x5 ball array (Call Factory)
		IS25LP03	32B-JWLE	KGD (Call Factory)

- 1. A\* = A1, A2, A3: Meets AEC-Q100 requirements with PPAP, E1= Extended+ non-Auto qualified Temp Grades: E= -40 to 105°C, E1= -40 to 125°C, A1= -40 to 85°C, A2= -40 to 105°C, A3= -40 to 125°C
- 2. For RESET# pin option, call Factory.
- 3. The dedicated RESET# pin (or ball) on pin3/ball A4.
- 4. Call Factory for other package and option available

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NOR Flash category:

Click to view products by ISSI manufacturer:

Other Similar products are found below:

AM29F8162CB-80RDPE1 AM29F800BT-90DPE 2 S29AL016J70BFI012 S29AL016J70FFI022 S29GL064N90BFI032 S29GL064N90BFI042 S29GL064N90BFI012 S29GL128P10FFI022 S29GL256P11FFIV12 S29GL256P11FFIV22 S29GL512S10GHI020 S70FL01GSAGMFV011 S99-50389 P AM29F016D-120DPI 1 AT25DF011-SSHN-T AT25DF011-XMHN-T AT25DF041B-MHN-Y AT25DN256-SSHF-T AT25DN512C-MAHF-T AT45DB161E-CCUD-T S29AL008J55BFIR22 S29GL032N90TFI033 S29GL032N90TFI043 S29GL256P11FFI012 S29JL064J55TFI003 S70FL01GSAGMFI013 S99-50052 S29AL008J55BFIR23 M29W128GL70ZS3F PC28F128J3F75B S29GL128P10TFI013 S29GL064N90FFI022 S29GL032N11FFIS12 S29AL016D90DGI027 S29JL032J70TFI423 S29GL128S10TFIV13 S29AL016J70WEI029 S25FL132K0XMFB043 AT25DF041B-SSHNHR-T S25FL116K0XNFB010 S25FL132K0XBHA020 AT25SL321-MBUE-T SST39VF800A-70-4I-MAQE LE25S40MB-AH S25FL116K0XNFA013 SST39VF400A-70-4C-MAQE AT25DF512C-XMHN-T S25FL256LAGMFI001 S26KL128SDABHN020 520366231286