## GENERAL DESCRIPTION

The IS32FL3265A is an LED driver with 18 high voltage (40V) constant current channels. Each channel can be pulse width modulated (PWM) by 8 bits for smooth LED brightness control. In addition, each channel has an 8-bit output current control register which allows fine tuning of the channel current for rich RGB color mixing, e.g., a pure white color LED application. The maximum output current of each channel is designed to be 60 mA , which can be adjusted by one 32 steps global control register. Proprietary algorithms are used in the IS32FL3265A to minimize audible noise caused by the MLCC decoupling capacitors. All registers can be programmed via 1 MHz I2C compatible interface.
The IS32FL3265A can be configured to a minimum current consumption mode by either pulling the SDB pin low or by using the software shutdown feature.

The IS32FL3265A is available in eTSSOP-28 package. It operates from 2.7 V to 5.5 V over the temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## APPLICATIONS

- Car display panel
- Ambient lighting
- Roof lighting
- Functional lighting


## FEATURES

- 3 V to 5.5 V operating supply
- Output current capability and number of outputs: $60 \mathrm{~mA} \times 18$ outputs, tolerance voltage 40 V
- 1 MHz I2C with automatic address increment
- Programmable H/L logic: $1.4 \mathrm{~V} / 0.4 \mathrm{~V}, 2.4 \mathrm{~V} / 0.6 \mathrm{~V}$
- Accurate color rendition - 32 steps global current adjust - 8-bit dot correction for each channel - 8-bit PWM for each channel
- Selectable PWM method ( 200 Hz or 25 kHz )
- 256-Step group blink with frequency programmable from 24 Hz to 10.66 s and duty cycle from 0\% to $99.6 \%$
- Clock IO pin for multi-chip synchronization
- Fault report (open detect/thermal roll off /thermal shutdown)
- Thermal roll-off programmable set point
- SDB rising edge resets I2C interface
- EMI reduction technology
- Spread spectrum
- Selectable 9 phase delay
- Operating temperature range, $-40^{\circ} \mathrm{C} \sim+125^{\circ} \mathrm{C}$
- Package: eTSSOP-28
- AEC-Q100 Qualified
- Current accuracy (All output on)
- Bit to bit: < $\pm 6 \%$
- Device to device: < $\pm 6 \%$

TYPICAL APPLICATION CIRCUIT


Figure 1 Typical Application Circuit
Note 1: VCC pin should not be higher than 5.5 V , VLED+ can be higher than VCC.
Note 2: $\mathrm{V}_{\mathrm{IH}}$ is the high level voltage for IS32FL3265A's SDA, SCL and INTB, which is usually same as VCC pin and VCC of Micro Controller, e.g. if VCC of Micro Controller is 3.3 V , $\mathrm{VCC}(\operatorname{IS} 32 F L 3265 \mathrm{~A})=\mathrm{V}_{\mathbb{I H}}=3.3 \mathrm{~V}$, if VCC of Micro Controller is 5 V , $\mathrm{VCC}(\operatorname{IS} 32 F L 3265 \mathrm{~A})=\mathrm{V}_{\mathbb{I H}}=5 \mathrm{~V}$, but VCC(IS32FL3265A) should not be lower than 3V.
Note 3: These resistors are for offloading the thermal dissipation $\left(I^{2} R\right)$ away from the IS32FL3265A.
Note 4: The maximum global output current is set by external resistor, $\mathrm{R}_{\text {ISET }}$. Please refer to the application information in $\mathrm{R}_{\text {ISET }}$ section. Note 5: The IC and LED string should be placed far away from any local antenna in order to prevent EMI contamination.

TYPICAL APPLICATION CIRCUIT (CONTINUED)


Figure 2 Typical Application Circuit (Eight Device Synchronization)
Note 6: One system should contain only one master, all slave parts should be configured as slave mode before the master is configured as master mode. Master or slave mode is specified by the Configuration Register. The master will output a master clock (CLKIO), and all the other devices configured as slaves will synchronize their CLKIO inputs to the master clock.

PIN CONFIGURATION


## PIN DESCRIPTION

| No. | Pin | Description |
| :--- | :--- | :--- |
| 1 | ADDR1 | I2C address setting pin. |
| 2 | ADDR2 | I2C address setting pin. |
| 3 | SDA | I2C serial data. |
| 4 | SCL | I2C serial clock. |
| 5 | OUTB | Interrupt output pin. Register 14h can set the function <br> of the INTB pin and active low when the interrupt event <br> happens. Can be NC (float) if interrupt function is not <br> used. |
| $6 \sim 23$ | GND | OUT18 |
| 24 | Output LED current sink channels 1~18. |  |
| 25 | SDB | Input terminal used to connect an external resistor. <br> This regulates the global output current. |
| 26 | CLKIO | Shutdown the chip when pulled low. |
| 27 | VCC | Cascade connection pin. |
| 28 | Thermal Pad | Need to connect to GND. |
|  |  |  |

ORDERING INFORMATION
Automotive Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| Order Part No. | Package | QTY |
| :--- | :--- | :--- |
| IS32FL3265A-ZLA3-TR | eTSSOP-28, Lead-free | 2500 |

Copyright © 2020 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

## ABSOLUTE MAXIMUM RATINGS

| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ | $-0.3 \mathrm{~V} \sim+6.0 \mathrm{~V}$ |
| :--- | :--- |
| Voltage at SCL, SDA, SDB, INTB, CLKIO, ADDR1, ADDR2 | $-0.3 \mathrm{~V} \sim \mathrm{~V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ |
| Voltage at OUT1 to OUT36 | 40 V |
| Maximum junction temperature, $\mathrm{T}_{\mathrm{JMAX}}$ | $+150^{\circ} \mathrm{C}$ |
| Storage temperature range, $\mathrm{T}_{\mathrm{STG}}$ | $-65^{\circ} \mathrm{C} \sim+150^{\circ} \mathrm{C}$ |
| Operating temperature range, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$ | $-40^{\circ} \mathrm{C} \sim+150^{\circ} \mathrm{C}$ |
| Package thermal resistance, junction to ambient (4 layer <br> standard test PCB based on JESD 51-2A), $\theta_{\mathrm{JA}}$ | $33.8^{\circ} \mathrm{C} / \mathrm{W}$ |
| Package thermal resistance, junction to thermal PAD (4 layer <br> standard test PCB based on JESD 51-2A), $\theta_{\mathrm{JP}}$ | $11.08^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD (HBM) <br> ESD (CDM) | $\pm 2 \mathrm{kV}$ <br> $\pm 750 \mathrm{~V}$ |

Note 7: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C} \sim+125^{\circ} \mathrm{C}$, Typical values are at $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 3 |  | 5.5 | V |
| Iout | Maximum output current | $\begin{array}{\|l} \hline \mathrm{R}_{\text {ISET }}=6.8 \mathrm{k} \Omega, \mathrm{GCC}=0 \times 20, \text { Scaling }= \\ \left.0 \times F F, \mathrm{PWM}=0 \times F F, \mathrm{~V}_{\text {OUT }}=0.8 \mathrm{~V} \text { (Note } 8\right) \\ \hline \end{array}$ |  | 60 |  | mA |
|  | Output current | $\begin{aligned} & \mathrm{R}_{\mathrm{ISET}}=20 \mathrm{k} \Omega, \mathrm{GCC}=0 \times 20, \\ & \mathrm{Scaling}=0 \times F F, \mathrm{PWM}=0 \times F F \end{aligned}$ | 19 | 20.4 | 21.8 | mA |
| $\Delta \mathrm{l}_{\text {MAT }}$ | $\mathrm{l}_{\text {OUT }}$ mismatch (bit to bit) | $\begin{aligned} & \mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega, \mathrm{GCC}=0 \times 20, \text { Scaling= } \\ & 0 \times F F, \text { PWM }=0 \times F F \text { (Note } 9) \end{aligned}$ |  | $\pm 2$ | $\pm 6$ | \% |
| $\Delta l_{\text {OUT }}$ | Iout accuracy (device to device) | $\begin{aligned} & \mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega \text {, GCC }=0 \times 20 \text {, Scaling= } \\ & 0 \times F F, \text { PWM }=0 \times F F(\text { Note 10) } \\ & \hline \end{aligned}$ |  | $\pm 2$ | $\pm 6$ | \% |
| $\mathrm{V}_{\mathrm{HR}}$ | Headroom voltage | $\begin{aligned} & \hline \mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega, \mathrm{GCC}=0 \times 20, \\ & \text { Scaling }=0 \times F F, \text { PWM }=0 \times F F \end{aligned}$ |  | 0.3 | 0.5 | V |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent power supply current | $R_{\text {ISET }}=20 \mathrm{k} \Omega, G C C=0 x F F$, <br> Scaling $=0 x F F, P W M=0$ |  | 7.5 | 9 | mA |
|  |  | $\begin{aligned} & \text { VCC }=3.6 \mathrm{~V}, \mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega, \mathrm{GCC}=0 \times \mathrm{FF}, \\ & \text { Scaling }=0 \mathrm{xFF}, \mathrm{PWM}=0 \end{aligned}$ |  | 7.2 | 8.5 | mA |
| $I_{\text {SD }}$ | Shutdown current | $\mathrm{R}_{\mathrm{ISET}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{SDB}}=0 \mathrm{~V}$ <br> or software shutdown |  | 4 | 20 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{VCC}=3.6 \mathrm{~V}, \mathrm{R}_{\mathrm{ISET}}=20 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{SDB}}=0 \mathrm{~V} \text { or }$ software shutdown |  | 1 | 12 | $\mu \mathrm{A}$ |
| $V_{\text {ISET }}$ | ISET voltage | $\begin{aligned} & \mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega, \mathrm{GCC}=0 \times 20, \\ & \mathrm{Scaling}=0 \times F F, \mathrm{PWM}=0 \times F F \end{aligned}$ | 0.98 | 1.0 | 1.02 | V |
| $V_{\text {OD }}$ | OUTx pin open detect threshold | $\begin{aligned} & \mathrm{R}_{\mid S E T}=20 \mathrm{k} \Omega \text {, GCC }=0 \times 20 \text {, Scaling }=0 \times F F, \\ & \mathrm{PWM}=0 \times F F \text {, measured at OUTx } \\ & \hline \end{aligned}$ | 100 | 150 |  | mV |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output leakage current | $\begin{aligned} & \mathrm{V}_{\text {SDB }}=0 \mathrm{~V} \text { or software shutdown, } \\ & \mathrm{V}_{\text {OUT }}=40 \mathrm{~V} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {OUT }}$ | PWM frequency of output | Frequency setting $=25 \mathrm{kHz}$ | 22 | 25 | 28 | kHz |
| $\mathrm{T}_{\text {SD }}$ | Thermal shutdown |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| T ${ }_{\text {SD_HYS }}$ | Thermal shutdown hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS (CONTINUED)
$V_{C C}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C} \sim+125^{\circ} \mathrm{C}$, Typical values are at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| Symbol | Parameter | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Logic Electrical Characteristics (SDA, SCL, ADDR1, ADDR2, SDB, CLKIO)

| $\mathrm{V}_{\mathrm{IL}}$ | Logic "0" input voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}, \mathrm{LGC}=0$ |  |  | 0.4 | V |
| :---: | :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic "1" input voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}, \mathrm{LGC}=0$ | 1.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Logic "0" input voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}, \mathrm{LGC}=1$ |  |  | 0.6 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Logic "1" input voltage | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}, \mathrm{LGC}=1$ | 2.4 |  |  | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | H level of CLKIO pin output <br> voltage | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{CC}}-0.4 \mathrm{~V}$ |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | L level of CLKIO pin output <br> voltage | $\mathrm{I}_{\mathrm{IL}}=8 \mathrm{~mA}$ | 0 |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{IL}}$ | Logic " 0 " input current | $\mathrm{V}_{\text {INPUT }}=0 \mathrm{~V}($ Note 11$)$ |  | 5 |  | nA |
| $\mathrm{I}_{\mathrm{IH}}$ | Logic " 1 " input current | $\mathrm{V}_{\mathrm{INPUT}}=\mathrm{V}_{\mathrm{CC}}($ Note 11$)$ | 5 | nA |  |  |

DIGITAL INPUT SWITCHING CHARACTERISTICS (NOTE 11)

| Symbol | Parameter | Fast Mode |  |  | Fast Mode Plus |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| $\mathrm{f}_{\mathrm{SCL}}$ | Serial-clock frequency | - |  | 400 | - |  | 1000 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between a STOP and a START condition | 1.3 |  | - | 0.5 |  | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD}, \mathrm{STA}}$ | Hold time (repeated) START condition | 0.6 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU, STA }}$ | Repeated START condition setup time | 0.6 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU, STO }}$ | STOP condition setup time | 0.6 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD, DAT }}$ | Data hold time | - |  | - | - |  | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU, DAT }}$ | Data setup time | 100 |  | - | 50 |  | - | ns |
| t Low | SCL clock low period | 1.3 |  | - | 0.5 |  | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL clock high period | 0.7 |  | - | 0.26 |  | - | $\mu \mathrm{s}$ |
| $t_{R}$ | Rise time of both SDA and SCL signals, receiving | - |  | 300 | - |  | 120 | ns |
| $t_{\text {F }}$ | Fall time of both SDA and SCL signals, receiving | - |  | 300 | - |  | 120 | ns |

Note 8: The recommended minimum value of $\mathrm{R}_{\text {ISET }}$ is $6.8 \mathrm{k} \Omega$.
Note 9: lout mismatch (bit to bit) is calculated:
$\Delta I_{\text {MAT }}=\left(\frac{I_{\text {OUTn }}(n=1 \sim 18)}{\left(\frac{I_{\text {OUT1 }}+I_{\text {OUT2 }}+\ldots+I_{\text {OUT18 }}}{18}\right)}-1\right) \times 100 \%$
Note 10: $\mathrm{I}_{\text {Out }}$ accuracy (device to device) is calculated:
$\Delta I_{\text {OUT }}=\left(\frac{\left(\frac{I_{\text {OUT1 }}+I_{\text {OUT2 }}+\ldots+I_{\text {OUT18 }}}{18}-I_{\text {OUT(IDEAL) }}\right)}{I_{\text {OUT(IDEAL) }}}\right) \times 100 \%$
Where $\mathrm{I}_{\text {OUT(IDEAL) }}=20.4 \mathrm{~mA}\left(\mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega\right.$, $\mathrm{GCC}=0 \times 20$, Scaling $\left.=0 x F F, \mathrm{PWM}=0 x F F\right)$.
Note 11: Guaranteed by design.

## DETAILED DESCRIPTION

## I2C INTERFACE

The IS32FL3265A uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS32FL3265A has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Set A0 to " 0 " for a write command and set A0 to " 1 " for a read command. The value of bits A1 and A2 are decided by the connection of the ADDR1/2 pins. The complete slave address is:

Table 1 Slave Address:

| ADDR2 | ADDR1 | A7:A5 | A4:A3 | A2:A1 | A0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GND | GND | 100 | 00 | 00 | 0/1 |
| GND | SCL |  | 00 | 01 |  |
| GND | SDA |  | 00 | 10 |  |
| GND | VCC |  | 00 | 11 |  |
| SCL | GND |  | 01 | 00 |  |
| SCL | SCL |  | 01 | 01 |  |
| SCL | SDA |  | 01 | 10 |  |
| SCL | VCC |  | 01 | 11 |  |
| SDA | GND |  | 10 | 00 |  |
| SDA | SCL |  | 10 | 01 |  |
| SDA | SDA |  | 10 | 10 |  |
| SDA | VCC |  | 10 | 11 |  |
| VCC | GND |  | 11 | 00 |  |
| VCC | SCL |  | 11 | 01 |  |
| VCC | SDA |  | 11 | 10 |  |
| VCC | VCC |  | 11 | 11 |  |

ADDR1/2 connected to GND, (A2:A1)/(A4:A3) $=00$; ADDR1/2 connected to VCC, (A2:A1)/(A4:A3)=11; ADDR1/2 connected to SCL, (A2:A1)/(A4:A3) $=01$; ADDR1/2 connected to SDA, (A2:A1)/(A4:A3)=10;
The SCL line is uni-directional. The SDA line is bi-directional (open-drain) with a pull-up resistor (typically $2 \mathrm{k} \Omega$ ). The maximum clock frequency specified by the I2C standard is 1 MHz (Fast-mode plus). In this discussion, the master is the microcontroller and the slave is the IS32FL3265A.

The timing diagram for the I2C is shown in Figure 3. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will
alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS32FL3265A's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS32FL3265A has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS32FL3265A, the register address byte is sent, most significant bit first. IS32FL3265A must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS32FL3265A must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

## ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS32FL3265A, load the address of the data register that the first data byte is intended for. During the IS32FL3265A acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS32FL3265A will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to IS32FL3265A (Figure 6).

## READING OPERATION

All of the registers can be read (Table 2).
To read the register, after I2C start condition, the bus master must send the IS32FL3265A device address with the $R / \bar{W}$ bit set to " 0 ", followed by the register address which determines which register is accessed. Then restart I2C, the bus master should send the IS32FL3265A device address with the R/W bit set to " 1 ". Data from the register defined by the command byte is then sent from the IS32FL3265A to the master (Figure 7).


Figure 3 Interface Timing


Figure 4 Bit Transfer

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 5 Writing to IS32FL3265A (Typical)


Figure 6 Writing to IS32FL3265A (Automatic Address Increment)


Figure 7 Reading from IS32FL3265A

## REGISTER DEFINITIONS

Table 2 Register Function

| Address | Name | Function | Table | Default | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | Configuration Register | Power control register | 3 | 00000000 | R/W |
| 01h | Global Current Control Register | Control Global DC current | 4 | 00111111 | R/W |
| 02h~13h | Scaling Register | Control each channel's DC current | 5 | 11111111 | R/W |
| 14h | Open Detect Enable Register | Open detect enable | 6 | 00000011 | R/W |
| 15h~17h | LED Open Status Register (Read Only) | Open information | 7 | 00000000 | R |
| 18h | Temperature Sensor Register | Temperature information | 8 | 00000000 | R/W |
| 19h | Spread Spectrum Register | Spread spectrum control register | 9 | 00000000 | R/W |
| 1Ah~1Ch | DC PWM Register | Disable PWM function | 10 | 00000000 | R/W |
| 1Dh~1Eh | Phase Delay and Clock Phase Register | Phase Delay and Clock Phase | 11 | 00000000 | R/W |
| 1Fh~30h | PWM Register | Channel [18:1] PWM register byte | 12 | 00000000 | R/W |
| 31h~33h | Blinking Enable Register | Enable Blinking state for each LED | 13 | 00000000 | R/W |
| 34h | Blinking Frequency Register | Blinking frequency setting | 14 | 00000000 | R/W |
| 35h | Blinking Duty Cycle Register | Blinking duty cycle setting | 15 | 00000000 | R/W |
| 36h | Scaling Update Register | Update the scaling registers | - | 00000000 | R/W |
| 37h | Update Register | Update the PWM and blinking registers | - | 00000000 | W |
| 3Fh | Reset Register | Reset all registers | - | 00000000 | R/W |

Table 3 00h Configuration Register

| Bit | D7 | D6 | D5 | D4 | D3 | D2:D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | - | LGC | CM | PFS | - | SYNC | SSD |
| Default | 0 | 0 | 0 | 0 | 0 | 00 | 0 |

The Configuration Register sets high/low logic, current multiplier, PWM frequency, synchronization mode and software shutdown mode for the IS32FL3265A.
When SSD bit is "0", the IS32FL3265A is in software shutdown mode. For normal operation the SSD bit should be set to "1".
SYNC bits configure the device into Master or Slave mode. The CLKIO pin has an internal weak pulldown resistor. When the SYNC bits are " 10 ", the CLKIO pin is configured as the master and will output a clock signal for distribution to the slave configured devices. To be configured as a slave device and accept an external clock input the slave device's SYNC bits must be set to "11". The CLKIO clock is only used synchronizing the blink function, and CLKIO frequency is same as blinking setting from 24 Hz to 10.66 s. There
should only be one master and all other CLKIO connected devices should first be configured in slave mode before the master is configured as master mode. The PFS bit sets the operating PWM frequency, default PWM frequency is 25 kHz , when PFS is set to " 1 ", the PWM frequency will change to 200 Hz .
CM bit is a current multiplier of all output's current. When $C M=$ " 0 ", $l_{\text {OUt(MAX) }}$ follow the formula below or refer to $\mathrm{R}_{\text {ISET }}$ section in Application Information.

$$
\begin{equation*}
I_{O U T(M A X)}=x \cdot \frac{V_{I S E T}}{R_{I S E T}} \tag{1}
\end{equation*}
$$

$\mathrm{x}=408, \mathrm{~V}_{\text {ISET }}=1 \mathrm{~V}$.
When CM="1", the output current will become $1 / 8$ of above setting, which is:

$$
\begin{equation*}
\left.I_{O U T}^{(M A X}\right)=\frac{x}{8} \cdot \frac{V_{I S E T}}{R_{I S E T}} \tag{1}
\end{equation*}
$$

$x=408, V_{\text {ISET }}=1 V$.
For applications of $\mathrm{I}_{\text {OUT(MAX) }}=6 \mathrm{~mA} \sim 60 \mathrm{~mA}, \mathrm{CM}$ should be set to " 0 ".

For applications of $\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}=0 \sim 7.5 \mathrm{~mA}$, recommend to set CM to " 1 " to ensure good $\Delta \mathrm{I}_{\text {MAT }}$ and $\Delta \mathrm{I}_{\text {OUT }}$.
When LGC bit is set to " 1 ", the high/low logic will change to $2.4 \mathrm{~V} / 0.6 \mathrm{~V}$.

| SSD | Software Shutdown Control |
| :---: | :---: |
| 0 | Software shutdown |
| 1 | Normal operation |
| SYNC | Master or slave |
| 00/11 | no function, CLKIO pull-low |
| 10 | Master and CLKIO has square wave output, CLKIO frequency is same as blinking frequency |
| 11 | Slave and CLKIO is clock input |
| PFS | PWM frequency setting |
| 0 | 25 kHz |
| 1 | 200 Hz |
| CM | Current multiplier |
| 0 | 6~60mA |
| 1 | 1~10mA |
| LGC | H/L logic |
| 0 | 1.4V/0.4V |
| 1 | $2.4 \mathrm{~V} / 0.6 \mathrm{~V}$ |

Table 4 01h Global Current Control Register

| Bit | D7:D6 | D5:D0 |
| :---: | :---: | :---: |
| Name | - | GCC |
| Default | 00 | 111111 |

GCC and SL control the I Iout as shown in Formula (2).

$$
\begin{equation*}
I_{\text {OUT }}=I_{\text {OUT (MAX })} \times \frac{G C C}{32} \times \frac{S L}{256} \tag{2}
\end{equation*}
$$

If GCC $\leq 31$ ('01 1111'),

$$
\begin{equation*}
G C C=\sum_{n=0}^{5} D[n] \cdot 2^{n} \tag{3}
\end{equation*}
$$

If GCC $\geq 32$ ('10 0000'), GCC=32.
Where $\mathrm{I}_{\mathrm{OUT}(\text { MAX })}$ is the maximum output current decided by $R_{\text {ISET }}$ (Check $R_{\text {ISET }}$ section for more information)
The lout of each channel is set by the SL bits of LED Scaling Register (02h~13h). Please refer to the detail information in Table 5.
If $\mathrm{GCC}=0 \times 05, \mathrm{SL}=0 \times F F, \mathrm{GCC} \leq 31$ so $\mathrm{GCC}=5$,

$$
\begin{equation*}
I_{\text {OUT }}=I_{\text {OUT (MAX })} \times \frac{5}{32} \times \frac{255}{256} \tag{2}
\end{equation*}
$$

If GCC $=0 \times 2 F, S L=0 \times F F, G C C \geq 32$ so $G C C=32$,

$$
\begin{equation*}
I_{\text {OUT }}=I_{\text {OUT (MAX })} \times \frac{255}{256} \tag{2}
\end{equation*}
$$

Table 5 02h~13h Scaling Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | SL[7:0] |
| Default | 11111111 |

Each output has 8 bits to modulate DC current in 256 steps.
The value of the SL Registers scales the IOUT current of each output channel.
lout computed by Formula (2):

$$
\begin{equation*}
I_{\text {OUT }}=I_{\text {OUT (MAX })} \times \frac{G C C}{32} \times \frac{S L}{256} \tag{2}
\end{equation*}
$$

Where $\mathrm{I}_{\text {OUT(MAX) }}$ is the maximum output current set by $\mathrm{R}_{\text {ISET. }}$ GCC (D5~D0) are the global current setting bits. SL D7~D0=0xFF is the default value, resulting in no LED current, for LEDs to function need to program these bits to a value from $0 \times 01$ to $0 x F F$.
Scaling Registers 02h~13h must be updated by writing to the Scaling Update Register 36h. For DC mode (PWM disabled), each register will be updated immediately when it is written. For PWM mode, each register will be updated at the PWM falling edge, except not on the first PWM cycle.

Table 6 14h Open Detect Enable Register

| Bit | D7:D2 | D1 | D0 |
| :---: | :---: | :---: | :---: |
| Name | - | ODF | ODE |
| Default | 00000 | 0 | 0 |

ODE enables Open LED detection and stores this open information in LED Open status registers 15h~17h. The open information will continue updating until detection is disabled by writing " 0 " to ODE. Writing a "1" to ODF bit enables reporting of the open information on the INTB pin. When ODF is " 1 ", any detected open LED condition on OUT1~OUT18 will cause the INTB pin to go logic low.

| ODE | Open Detect Enable |
| :--- | :--- |
| 0 | Detect disable |
| 1 | Detect enable |
|  |  |
| ODF | Open Report Enable |
| 0 | Report disable |
| 1 | Report enable |

Table 7-1 15h LED Open Status Register 1

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | OP[6:4] | - | OP[3:1] |
| Default | 0 | 000 | 0 | 000 |

Table 7-2 $\quad 16 \mathrm{~h}$ LED Open Status Register 2

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | OP[12:10] | - | OP[9:7] |
| Default | 0 | 000 | 0 | 000 |

Table 7-2 17h LED Open Status Register 3

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | OP[18:16] | - | OP[15:13] |
| Default | 0 | 000 | 0 | 000 |

Open status registers $15 \mathrm{~h} \sim 17 \mathrm{~h}$ are updated if there is an open LED condition and if bit ODE of register 14h was set to " 1 ". Register 15h~17h will be cleared upon reading the register.

| OPx | Open Information of OUT18:OUT1 |
| :--- | :--- |
| 0 | No LED open detected |
| 1 | LED open detected |

Table 8 18h Temperature Status Register

| Bit | D7 | D6 | D5 | D4 | D3:D2 | D1:D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | TSDDE | TRDE | TSDF | TF | TROF | TS |
| Default | 0 | 0 | 0 | 0 | 00 | 00 |

This register stores the temperature point of the IC. When $T F=1$, the IC die temperature has exceeded the temperature point. When thermal shutdown happens, the TSDF will set to " 1 " to flag the thermal shutdown has occurred.
Write 18 h with COh to enable read back if die temperature has or has not exceeded the set point.

| TROF | Percentage of output current before <br> thermal shutdown happens |
| :--- | :--- |
| 00 | $100 \%$ |
| 01 | $75 \%$ |
| 10 | $55 \%$ |
| 11 | $30 \%$ |
| TS |  |
|  | Temperature Point, Thermal roll-off start |
| 00 | point |
| 01 | $140^{\circ} \mathrm{C}$ |
| 10 | $120^{\circ} \mathrm{C}$ |
| 11 | $100^{\circ} \mathrm{C}$ |
|  | $90^{\circ} \mathrm{C}$ |


| TF | Temperature Flag |
| :--- | :--- |
| 0 | Set point not reached |
| 1 | Reached the set point |
| TSDF | Thermal Shutdown Flag <br> 0 |
| No thermal shutdown happens |  |
| TRDE | Thermal shutdown happens |
| 0 | Thermal roll off Detect Enable <br> Disable the thermal roll off detect, <br> thermal roll off information will not store <br> in TF |
|  | Enable the thermal roll off detect, <br> thermal roll off information stored in TF |
| TSDDE | Thermal Shutdown Detect Enable |
| 0 | Disable thermal shutdown detect, <br> thermal shutdown information will not be <br> stored in TSDF |
|  | Enable thermal shutdown detect thermal <br> shutdown information will be stored in |
|  | TSDF |

Table 9 19h Spread Spectrum Register

| Bit | D7:D5 | D4 | D3:D2 | D1:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | SSP | RNG | CLT |
| Default | 000 | 0 | 00 | 00 |

This register enable the spread spectrum function, adjust the cycle time and range.

SSP Spread Spectrum Enable
0 Disable
1 Enable

CLT Spread Spectrum Cycle Time
$00 \quad 1980 \mu \mathrm{~s}$
$01 \quad 1200 \mu \mathrm{~s}$
$10 \quad 820 \mu \mathrm{~s}$
$11 \quad 660 \mu \mathrm{~s}$
RNG Spread Spectrum Range
$00 \quad \pm 5 \%$
$01 \pm 15 \%$
$10 \pm 24 \%$
$11 \pm 34 \%$

Table 10-1 1Ah DC PWM Register(PWM=256/256)

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | DP[6:4] | - | DP[3:1] |
| Default | 0 | 000 | 0 | 000 |

Table 10-2 1Bh DC PWM Register(PWM=256/256)

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | DP[12:10] | - | DP[9:7] |
| Default | 0 | 000 | 0 | 000 |

Table 10-3 1Ch DC PWM Register(PWM=256/256)

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | DP[18:16] | - | DP[15:13] |
| Default | 0 | 000 | 0 | 000 |

When DPx bit is set to 1 , the associated OUTx PWM will become 256/256, the OUTx current is a DC value, not PWM controlled.

| DPx | DC PWM command of OUT18:OUT1 |
| :--- | :--- |
| 0 | PWM decided by Registers 1Fh-30h |
| 1 | no PWM, DC output |

Table 11-1 1Dh Phase Delay and Clock Phase Register

| Begit | D7 | D6:D4 | D3:D1 | D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | PS[3:1] | - | PDE |
| Default | 0 | 000 | 000 | 0 |

Table 11-2 1Eh Phase Delay and Clock Phase Register

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | PS[9:7] | - | PS[6:4] |
| Default | 0 | 000 | 0 | 000 |

IS32FL3265A features a 9 phase delay function enabled by PDE bit.

| PDE | Phase Delay Enable |
| :--- | :--- |
| 0 | Phase delay disable <br> Phase delay enable |
| PSx | Phase select |
| 0 | OUTx x2 Phase delay 0 degree, PS1 is for <br> OUT1 \&OUT2, PS2 is for OUT3 \& OUT4... |
| 1 | OUTx x2 Phase delay 180 degree, PS1 is for <br> OUT1 \&OUT2, PS2 is for OUT3 \& OUT4... |

Table 12 1Fh-30h PWM Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | PWM |
| Default | 00000000 |

Each OUTx has 1 byte to modulate the PWM duty cycle in 256 steps.
The value of the PWM Registers decides the average current of each OUTx LED noted $\mathrm{I}_{\text {LED }}$.
led $_{\text {LED }}$ computed by Formula (4):

$$
\begin{equation*}
I_{L E D}=\frac{P W M}{256} \times I_{O U T} \tag{4}
\end{equation*}
$$

$P W M=\sum_{n=0}^{7} D[n] \cdot 2^{n}$
(5)

$$
\begin{equation*}
I_{\text {OUT }}=I_{\text {OUT (MAX ) }} \times \frac{G C C}{32} \times \frac{S L}{256} \tag{2}
\end{equation*}
$$

Where $\mathrm{I}_{\text {OUT(MAX) }}$ is the maximum output current decided by $\mathrm{R}_{\text {ISET }}$, GCC is the global current setting (GCC), and SL is the 8-bit scaling of each output.
For example, if the data in OUT1 PWM register is "0000 0100", then the associated PWM is the fourth step (4/256).

Table 13-1 31h Blinking Enable Register

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | BP[6:4] | - | BP[3:1] |
| Default | 0 | 000 | 0 | 000 |

Table 13-2 32h Blinking Enable Register

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | BP[12:10] | - | BP[9:7] |
| Default | 0 | 000 | 0 | 000 |

Table 13-3 33h Blinking Enable Register

| Bit | D7 | D6:D4 | D3 | D2:D0 |
| :---: | :---: | :---: | :---: | :---: |
| Name | - | BP[18:16] | - | BP[15:13] |
| Default | 0 | 000 | 0 | 000 |

The Blinking Enable Registers store the Blinking mode enable bit of each OUTx channel. The data sent to the registers will be stored in temporary registers only, a write operation of "0000 0000 " value to the Update Blinking Register (37h) is required to update it.

[^0]Table 14 34h Blinking Frequency Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | BLF |
| Default | 00000000 |

The Blinking Frequency Register stores the blinking frequency of the outputs. The blinking period is controlled through 256 linear steps from 00 h ( 41 ms , frequency 24 Hz ) to FFh (10.66s). Blinking frequency is computed by:
Blinking frequency $(\mathrm{Hz})=24 /(\mathrm{BLF}[7: 0]+1)$
The data sent to the Blinking Frequency Register will be stored in temporary bits, a write operation of "0000 0000 " value to the Update Register (37h) is required to update it.

Table 15 35h Blinking Duty Cycle Register

| Bit | D7:D0 |
| :---: | :---: |
| Name | BLD |
| Default | 00000000 |

The Blinking Duty Cycle Register stores blinking duty cycle information (ON/OFF ratio in \%). The blinking duty cycle can be linearly programmed from 0\% (BLD=0x00) to 99.6\% (BLD=0xFF). Blinking duty cycle computed by:
Blinking duty cycle $=$ BLD[7:0] $/ 256$
The data sent to the Blinking Duty Cycle Register will be stored in temporary bits, a write operation of "0000 0000 " value to the Update Register (37h) is required to update it.

## 36h Scaling Update Register

A Write of 00 h to the Scaling Update Register is required to update the Scaling Registers (02h~13h) values.

## 37h Update Register

A Write of 00h to Update Register is required to update the PWM Registers and Blinking Frequency Register/ Blinking Duty Cycle Register (1Fh~30h, 34h~35h) values.

## 3Fh Reset Register

A write of $0 x A E$ to the Reset Register will reset all the IS32FL3265A registers to their default values. On initial power-up, the IS32FL3265A registers are reset to their default values for a blank display. A write of "1" to the SSD bit in the Configuration Register 00h is required to enable the IS32FL3265A since the SSD default value is " 0 " or software shutdown.

## APPLICATION INFORMATION

$\mathrm{R}_{\text {ISET }}$
The maximum output current $l_{\text {OUt(MAX) }}$ of OUT1~OUT18 can be adjusted by external resistor, $\mathrm{R}_{\text {ISET }}$, as described in Formula (1).

$$
\begin{equation*}
I_{\text {OUT }(M A X ~)}=x \cdot \frac{V_{I S E T}}{R_{I S E T}} \tag{1}
\end{equation*}
$$

$x=408, V_{\text {ISET }}=1 V$.
The max $\mathrm{I}_{\text {out }}$ result is based on register setting as below (CM is D5 of Configuration Register (00h)):

When $\mathrm{CM}=$ " 0 ", GCC= $0 \times 20$, Scaling= $0 x F F$, $\mathrm{PWM}=$ 0xFF

The recommended minimum value of $\mathrm{R}_{\text {ISET }}$ is $6.8 \mathrm{k} \Omega$.
When $R_{\text {ISET }}=20 \mathrm{k} \Omega$, $\mathrm{I}_{\text {IUT(MAX) }}=20.4 \mathrm{~mA}$.
When $\mathrm{R}_{\text {ISET }}=6.8 \mathrm{k} \Omega$, $\mathrm{I}_{\text {OUT(MAX) }}=60 \mathrm{~mA}$.
When CM= "1", GCC= 0x20, Scaling= 0xFF, PWM= 0xFF

The output current will become 1/8 of above setting, which is:

$$
\begin{equation*}
I_{\text {OUT (MAX })}=\frac{x}{8} \cdot \frac{V_{\text {ISET }}}{R_{\text {ISET }}} \tag{1}
\end{equation*}
$$

$x=408, V_{\text {ISET }}=1 V$.
When $\mathrm{R}_{\text {ISET }}=20 \mathrm{k} \Omega$, $\mathrm{I}_{\text {OUT(MAX) }}=2.55 \mathrm{~mA}$.
When $R_{\text {ISET }}=6.8 \mathrm{k} \Omega$, $\mathrm{l}_{\text {OUt(MAX) }}=7.5 \mathrm{~mA}$.
$\mathrm{R}_{\text {ISET }}$ should be close to pin 25 and the ground side should connected to a nearby GND plane.

## CURRENT SETTING

The maximum output current is set by the external resistor $\mathrm{R}_{\text {ISET }}$. The current of each output can be adjusted with the SL 8 bits of LED Scaling Register (02h~13h).
Some applications may require the IOUT of each channel to be adjusted independently. For example, if OUT1 drives 1 LED and OUT2 drives 2 parallel LEDs, and they should have the same average current of 10 mA , we can set RISET $=20 \mathrm{k} \Omega$ for IOUT of 20.4 mA , and configure the following registers $01 \mathrm{~h}=0 \times 20$ (GCC= 32), $02 \mathrm{~h}=0 \times 80$ (Scaling OUT1), and $03 \mathrm{~h}=0 \times \mathrm{FF}$ (Scaling OUT2). The result is OUT1 sinks 10 mA and OUT2 sinks 20.4 mA which will be shared by the two LEDs in parallel ( 10 mA each).
Another example, for an RGB LED, OUT1 is Red, OUT2 is Green and OUT 3 is Blue, with the same GCC (01h) SL (02h~13h) bits and PWM value, the LED may looks a pinkish, or not so white. In this case, the SL bits can be used to adjust the current of the RGB IOUTx to create a pure white color. These Scaling

Registers can also be referred to as white balance registers.

## PWM CONTROL

The 18 PWM Registers (1Fh~30h) can modulate the average LED brightness of each 18 channels with 256 steps. For example, if the data in OUT1 PWM register is "0000 0100", then the associated PWM is the fourth step (4/256).
Continuously updating new values to the PWM registers will modulate the brightness of the LEDs to achieve a breathing effect.

## PWM FREQUENCY SELECT

The IS32FL3265A output channels operate with a default 8 bit PWM resolution and a PWM frequency of 200 Hz or 25 kHz (register selectable). Because all the OUTx channels are synchronized, the DC power supply mau experience large instantaneous current surges when the OUTx channels turn ON. These current surges will generate an AC ripple on the power supply which cause stress to the decoupling capacitors. When the AC ripple is applied to a monolithic ceramic capacitor chip (MLCC) it will expand and contract causing the PCB to flex and generate audible hum in the PWM frequency range. To avoid this hum, there are many countermeasures, such as selecting the capacitor type and value which will not cause the PCB to flex and contract.
An additional option for avoiding audible hum is to set the IS32FL3265A's output PWM frequency above/below the audible range. The Control Register ( 00 h ) can be used to set the switching frequency to 200 Hz or 25 kHz , to avoid the audible range.

## OPEN DETECT FUNCTION

IS32FL3265A has open detect bit for each LED.
By setting the ODE bit of Open Detect Enable Register (14h) from " 0 " to " 1 " (store open information), the LED Open Register will store the open LED information so the MCU can read LED status from registers 95h~97h. The open information will continue updating until ODE is set to " 0 ". The ODF bit can be set to " 1 " to enable reporting of open LED information on the INTB pin. When ODF is " 0 ", the open LED information will not be reported on the INTB pin. When ODF is " 1 ", any OUTx with a detected open LED will cause the INTB pin to go logic LOW.
The Global Current Control Register (01h) needs to set to a value in the range of $0 \times 10 \sim 0 \times 48$ in order to correctly detect an open LED.

## SPREAD SPECTRUM FUNCTION

PWM current switching of LED outputs can be particularly troublesome Electromagnetic Interference (EMI) is of concern. To optimize EMI performance, the

IS32FL3265A spread spectrum function can be enabled. By setting the RNG bit of the Spread Spectrum Register (19h), a Spread Spectrum range can be selected from $\pm 5 \% / \pm 15 \% / \pm 24 \% / \pm 34 \%$. Spread spectrum can spread the total electromagnetic emitting energy into a wider frequency range that significantly lowers the peak radiated energy. With spread spectrum enabled and proper PCB layout, it is possible to pass EMI tests which were previously difficult to pass.

## SHUTDOWN MODE

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode all registers retain their data.

## Software Shutdown

By setting the SSD bit of the Control Register (00h) to "0", the IS32FL3265A will operate in software shutdown mode. When the IS32FL3265A is in software shutdown, all current sources are switched off, so the LEDs are OFF but all registers remain accessible. Typical current consumption is $3 \mu \mathrm{~A}$ ( $\mathrm{VCC}=5 \mathrm{~V}$ ). The default SSD value on power up is " 0 ", for normal operation the SSD needs to be written with a"1".

## Hardware Shutdown

The IS32FL3265A enters hardware shutdown when the SDB pin is pulled low. All current sources are disabled during hardware shutdown, typical the current consumption is $3 \mu \mathrm{~A}\left(\mathrm{~V}_{\mathrm{cc}}=5 \mathrm{~V}\right)$.

The IS32FL3265A exits shutdown when the SDB pin is pulled high. The rising edge of SDB pin will reset the I2C module, but all the register information is retained. During hardware shutdown the registers are accessible.

If the VCC supply drops below 1.75 V but remains above 0.1 V while the SDB pin is pulled low, all Function Registers must be re-initialized before the SDB pin is pulled high.

## LAYOUT

The IS32FL3265A consumes lots of power so proper PCB layout will help improve itsreliability. Below are basic PCB layout factors to consider.

## Power Supply Lines

When designing the PCB layout, the first step to consider is the power supply traces and GND connection. High current traces, digital and analog supply traces and GND traces should be separated to avoid noise contamination from the switching digital block from affecting the analog block.
At least one $0.1 \mu \mathrm{~F}$ capacitor, if possible in parallel with a $1 \mu \mathrm{~F}$ capacitor is recommended to connect from the power supply pin of the chip directly to ground. To be effective, these capacitors must be placed close to the
chip and the capacitor ground should be well connected to the GND plane.

## Thermal Consideration

The over temperature of the chip may result in deterioration of the properties of the chip.

The maximum IC junction temperature should be restricted to $150^{\circ} \mathrm{C}$ under normal operating conditions. The maximum power dissipation can be calculated using the following equation:

$$
p_{D(M A X)}=\frac{T_{J(\max )}-T_{A}}{\theta_{J A}}
$$

Where $P_{D}($ мах $)$ is the maximum allowable power dissipation, $T_{J}($ max $)$ is the maximum allowable junction temperature, $\mathrm{T}_{\mathrm{A}}$ is ambient temperature of the device

For example, when $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

$$
P_{D(M A X)}=\frac{150^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{33.8^{\circ} \mathrm{C} / \mathrm{W}} \approx 3.7 \mathrm{~W}
$$

Figure 8, shows the power derating of the IS32FL3265A on a JEDEC boards (in accordance with JESD 51-5 and JESD 51-7) standing in still air.


Figure 8 Dissipation Curve
The thermal pad of IS32FL3265A should connect to a large copper GND net (preferably double sided PCB). Use 9 or 16 vias to connect the GND copper area directly under the IC thermal pad with a copper pad on the opposite layer (2 layer PCB). The grounded copper area should be as large area as possible to help distribute the thermal energy from the IS32FL3265A.

## Current Rating Example

For $R_{\text {ISET }}=20 \mathrm{k} \Omega$ ( $\mathrm{l}_{\text {OUT(MAX) }}=20.4 \mathrm{~mA}$ ), the current rating for each net is as follows:

- VCC pin maximum current ( $\mathrm{I}_{\mathrm{cc}}$ ) is 10 mA when $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, the total OUTx current can as much as $20.4 \mathrm{~mA} \times 18=367.2 \mathrm{~mA}$, the recommended trace width for VCC pin: $0.20 \mathrm{~mm} \sim 0.3 \mathrm{~mm}$, recommend trace width for VLED+ net: $0.30 \mathrm{~mm} \sim 0.5 \mathrm{~mm}$,
- Output pins $=20.4 \mathrm{~mA}$, recommend trace width is
$0.2 \mathrm{~mm} \sim 0.254 \mathrm{~mm}$
- All other pins $<3 \mathrm{~mA}$, recommend trace width is
$0.15 \mathrm{~mm} \sim 0.254 \mathrm{~mm}$

CLASSIFICATION REFLOW PROFILES

| Profile Feature | Pb-Free Assembly |
| :--- | :--- |
| Preheat \& Soak <br> Temperature min (Tsmin) <br> Temperature max (Tsmax) <br> Time (Tsmin to Tsmax) (ts) | $150^{\circ} \mathrm{C}$ |
| Average ramp-up rate (Tsmax to Tp) | $200^{\circ} \mathrm{C}$ |
| $60-120$ seconds |  |
| Liquidous temperature (TL) <br> Time at liquidous (tL) | $3^{\circ} \mathrm{C} /$ second max. |
| Peak package body temperature (Tp)* | $217^{\circ} \mathrm{C}$ |
| $60-150$ seconds |  |
| Time (tp)** within $5^{\circ} \mathrm{C}$ of the specified <br> classification temperature (Tc) | Max $260^{\circ} \mathrm{C}$ |
| Average ramp-down rate (Tp to Tsmax) | Max 30 seconds |
| Time $25^{\circ} \mathrm{C}$ to peak temperature | $6^{\circ} \mathrm{C} /$ second max. |



Figure 9 Classification Profile

PACKAGE INFORMATION
eTSSOP-28


RECOMMENDED LAND PATTERN
eTSSOP-28


## Note:

1. Land pattern complies to IPC-7351.
2. All dimensions in MM.
3. This document (including dimensions, notes \& specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.

## REVISION HISTORY

| Revision | Detail Information | Date |
| :--- | :--- | :--- |
| A | Initial release | 2020.01 .02 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Drivers category:
Click to view products by ISSI manufacturer:
Other Similar products are found below :
LV5235V-MPB-H MB39C602PNF-G-JNEFE1 MIC2871YMK-T5 AL1676-10BS7-13 AL1676-20AS7-13 AP5726WUG-7 MX877RTR ICL8201 IS31BL3228B-UTLS2-TR IS31BL3506B-TTLS2-TR AL3157F-7 AP5725FDCG-7 AP5726FDCG-7 LV52204MTTBG AP5725WUG-7 STP4CMPQTR NCL30086BDR2G CAT4004BHU2-GT3 LV52207AXA-VH AP1694AS-13 TLE4242EJ AS3688 IS31LT3172-GRLS4-TR TLD2311EL KTD2694EDQ-TR KTZ8864EJAA-TR IS32LT3174-GRLA3-TR ZXLD1374QESTTC MP2488DN-LF-Z NLM0010XTSA1 AL1676-20BS7-13 MPQ7220GF-AEC1-P MPQ7220GF-AEC1-Z MPQ4425BGJ-AEC1-Z IS31FL3737B-QFLS4TR IS31FL3239-QFLS4-TR KTD2058EUAC-TR KTD2037EWE-TR DIO5662ST6 IS31BL3508A-TTLS2-TR MAX20052CATC/V+ MAX25606AUP/V+ BD6586MUV-E2 BD9206EFV-E2 BD9416FS-E2 LYT4227E LYT6079C-TL MP3394SGF-P MP4689AGN-P MPQ4425AGQB-AEC1-Z


[^0]:    BPx Blinking Enable Bit
    $0 \quad$ PWM Mode
    1 Blinking Mode

