# IS42/45S81600J IS42/45S16800J



# 16Mx8, 8Mx16 128Mb SYNCHRONOUS DRAM

### **SEPTEMBER 2024**

#### **FEATURES**

- Clock frequency: 200, 166, 143 MHz
- Fully synchronous; all signals referenced to a positive clock edge
- Internal bank for hiding row access/precharge
- · Power supply

VDD & VDDQ: 3.3V

- · LVTTL interface
- Programmable burst length
   (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/Interleave
- Auto Refresh (CBR)
- Self Refresh
- 4096 refresh cycles every 16 ms (A2 grade) or 64 ms (Commercial, Industrial, A1 grade)
- Random column address every clock cycle
- Programmable CAS latency (2, 3 clocks)
- Burst read/write and burst read/single write operations capability
- Burst termination by burst stop and precharge command

#### **OPTIONS**

- Green Package:
   54-pin TSOP II
   54-ball TF-BGA (8mm x 8mm)
- Operating Temperature Range Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Automotive Grade A1 (-40°C to +85°C) Automotive Grade A2 (-40°C to +105°C)

#### **OVERVIEW**

*ISSI*'s 128Mb Synchronous DRAM achieves high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. The 128Mb SDRAM is organized as follows.

IS42/45S81600J IS42/45S16800J 4M x8 x4 Banks 2M x16 x4 Banks

#### **KEY TIMING PARAMETERS**

Parameter	-5	-6	-7	Unit
Clk Cycle Time				
CAS Latency = 3	5	6	7	ns
CAS Latency = 2	10	7.5	7.5	ns
Clk Frequency				
CAS Latency = 3	200	166	143	Mhz
CAS Latency = 2	100	133	133	Mhz
Access Time from Clock				
CAS Latency = 3	4.8	5.4	5.4	ns
CAS Latency = 2	6.5	5.4	5.4	ns

#### **ADDRESS TABLE**

Parameter		8M x 16	16M x 8
Configuration		2M x 16 x 4 banks	4M x 8 x 4 banks
Refresh Count	Com./Ind.	4K / 64ms	4K / 64ms
	A1	4K / 64ms	4K / 64ms
	A2	4K / 16ms	4K / 16ms
Row Addresses		A0 – A11	A0 – A11
Column		A0 – A8	A0 – A9
Addresses			
Bank Address		BA0, BA1	BA0, BA1
Pins			
Autoprecharge		A10/AP	A10/AP
Pins			

Copyright © 2024 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



#### **DEVICE OVERVIEW**

The 128Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V VDD and 3.3V VDDQ memory systems containing 134,217,728 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 33,554,432-bit bank is organized as 4,096 rows by 512 columns by 16 bits or 4,096 rows by 1,024 columns by 8 bits.


The 128Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible.

The 128Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.

A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation. SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an ACTIVE command begins accesses, followed by a READ or WRITE command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access.


Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations or full page, with a burst terminate option.

### FUNCTIONAL BLOCK DIAGRAM (FOR 2MX16X4 BANKS ONLY)





# PIN CONFIGURATIONS 54 pin TSOP - Type II for x8




### **PIN DESCRIPTIONS**

A0-A11	Row Address Input
A0-A9	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ7	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	Write Enable
DQM	Data Input/Output Mask
VDD	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
VssQ	Ground for I/O Pin
NC	No Connection



## PIN CONFIGURATIONS 54 pin TSOP - Type II for x16



### PIN DESCRIPTIONS

A0-A11	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command


Write Enable
x16 Lower Byte, Input/Output Mask
x16 Upper Byte, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection



### **PIN CONFIGURATION**

**54-ball BGA for x16** (Top View) (8.00 mm x 8.00 mm Body, 0.8 mm Ball Pitch)

PACKAGE CODE: 54B (8x8)



### **PIN DESCRIPTIONS**

A0-A11	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

$\overline{WE}$	Write Enable
DQML	x16 Lower Byte Input/Output Mask
DQMH	x16 Upper Byte Input/Output Mask
VDD	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
VssQ	Ground for I/O Pin
NC	No Connection

# IS42/45S81600J, IS42/45S16800J



# **PIN FUNCTIONS**

Symbol	Туре	Function (In Detail)
A0-A11	Input Pin	Address Inputs: A0-A11 are sampled during the ACTIVE
		command (row-address A0-A11) and READ/WRITE command (column address A0-A9 (x8), or A0-A8 (x16); with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
BA0, BA1	Input Pin	Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
CAS	Input Pin	$\overline{\text{CAS}}$ , in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ , forms the device command. See the "Command Truth Table" for details on device commands.
CKE	Input Pin	The CKE input determines whether the CLK input is enabled. The next rising edge of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When CKE is LOW, the device will be in either power-down mode, clock suspend mode, or self refresh mode. CKE is an asynchronous input.
CLK	Input Pin	CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.
<del>CS</del>	Input Pin	The $\overline{\text{CS}}$ input determines whether command input is enabled within the device. Command input is enabled when $\overline{\text{CS}}$ is LOW, and disabled with $\overline{\text{CS}}$ is HIGH. The device remains in the previous state when $\overline{\text{CS}}$ is HIGH.
DQML,	Input Pin	DQML and DQMH control the lower and upper bytes of the I/O buffers. In read
DQMH		mode,DQML and DQMH control the output buffer. WhenDQML orDQMH is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state whenDQML/DQMH is HIGH. This function corresponds to $\overline{OE}$ in conventional DRAMs. In write mode,DQML and DQMH control the input buffer. When DQML or DQMH is LOW, the corresponding buffer byte is enabled, and data can be written to the device. When DQML or DQMH is HIGH, input data is masked and cannot be written to the device. For IS42/45S16800J only.
DQM	Input Pin	For IS42/45S81600J only.
DQ0-DQ7 or DQ0-DQ15	Input/Output	Data on the Data Bus is latched on DQ pins during Write commands, and buffered for output after Read commands.
RAS	Input Pin	$\overline{RAS}$ , in conjunction with $\overline{CAS}$ and $\overline{WE}$ , forms the device command. See the "Command Truth Table" item for details on device commands.
WE	Input Pin	$\overline{\text{WE}}$ , in conjunction with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ , forms the device command. See the "Command Truth Table" item for details on device commands.
VDDQ	Power Supply Pin	VDDQ is the output buffer power supply.
VDD	Power Supply Pin	VDD is the device internal power supply.
Vssq	Power Supply Pin	Vssq is the output buffer ground.
Vss	Power Supply Pin	Vss is the device internal ground.



#### GENERAL DESCRIPTION

#### **READ**

The READ command selects the bank from BA0, BA1 inputs and starts a burst read access to an active row. Inputs A0-A9 (x8); A0-A8 (x16) provides the starting column location. When A10 is HIGH, this command functions as an AUTO PRECHARGE command. When the auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. The row will remain open for subsequent accesses when AUTO PRECHARGE is not selected. DQ's read data is subject to the logic level on the DQM inputs two clocks earlier. When a given DQM signal was registered HIGH, the corresponding DQ's will be High-Z two clocks later. DQ's will provide valid data when the DQM signal was registered LOW.

#### WRITE

A burst write access to an active row is initiated with the WRITE command. BA0, BA1 inputs selects the bank, and the starting column location is provided by inputs A0-A9 (x8); A0-A8 (x16). Whether or not AUTO-PRECHARGE is used is determined by A10.

The row being accessed will be precharged at the end of the WRITE burst, if AUTO PRECHARGE is selected. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses.

A memory array is written with corresponding input data on DQ's and DQM input logic level appearing at the same time. Data will be written to memory when DQM signal is LOW. When DQM is HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

#### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. BA0, BA1 can be used to select which bank is precharged or they are treated as "Don't Care". A10 determined whether one or all banks are precharged. After executing this command, the next command for the selected bank(s) is executed after passage of the period  $t_{RP}$ , which is the period required for bank precharging. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

#### **AUTO PRECHARGE**

The AUTO PRECHARGE function ensures that the precharge is initiated at the earliest valid stage within a burst. This function allows for individual-bank precharge without requiring an explicit command. A10 to enable the AUTO PRECHARGE function in conjunction with a specific READ or WRITE command. For each individual READ or WRITE command, auto precharge is either enabled or disabled. AUTO PRECHARGE does not apply except in full-page burst mode. Upon completion of the READ or WRITE burst, a precharge of the bank/row that is addressed is automatically performed.

#### **AUTO REFRESH COMMAND**

This command executes the AUTO REFRESH operation. The row address and bank to be refreshed are automatically generated during this operation. The stipulated period (tRC) is required for a single refresh operation, and no other commands can be executed during this period. This command is executed at least 4096 times for every TREF. During an AUTO REFRESH command, address bits are "Don't Care". This command corresponds to CBR Auto-refresh.

#### SELF REFRESH

During the SELF REFRESH operation, the row address to be refreshed, the bank, and the refresh interval are generated automatically internally. SELF REFRESH can be used to retain data in the SDRAM without external clocking, even if the rest of the system is powered down. The SELF REFRESH operation is started by dropping the CKE pin from HIGH to LOW. During the SELF REFRESH operation all other inputs to the SDRAM become "Don't Care". The device must remain in self refresh mode for a minimum period equal to tras or may remain in self refresh mode for an indefinite period beyond that. The SELF-REFRESH operation continues as long as the CKE pin remains LOW and there is no need for external control of any other pins. The next command cannot be executed until the device internal recovery period (tRC) has elapsed. Once CKE goes HIGH, the NOP command must be issued (minimum of two clocks) to provide time for the completion of any internal refresh in progress. After the self-refresh, since it is impossible to determine the address of the last row to be refreshed, an AUTO-REFRESH should immediately be performed for all addresses.

### **BURST TERMINATE**

The BURST TERMINATE command forcibly terminates the burst read and write operations by truncating either fixed-length or full-page bursts and the most recently registered READ or WRITE command prior to the BURST TERMINATE.

# IS42/45S81600J, IS42/45S16800J



### **COMMAND INHIBIT**

COMMAND INHIBIT prevents new commands from being executed. Operations in progress are not affected, apart from whether the CLK signal is enabled

#### **NO OPERATION**

When  $\overline{\text{CS}}$  is low, the NOP command prevents unwanted commands from being registered during idle or wait states.

#### LOAD MODE REGISTER

During the LOAD MODE REGISTER command the mode register is loaded from A0-A11. This command can only be issued when all banks are idle.

### **ACTIVE COMMAND**

When the ACTIVE COMMAND is activated, BA0, BA1 inputs selects a bank to be accessed, and the address inputs on A0-A11 selects the row. Until a PRECHARGE command is issued to the bank, the row remains open for accesses.



# **COMMAND TRUTH TABLE**

	CKE									A11
Function	n – 1	n	CS	RAS	CAS	WE	BA1	BA0	A10	A9 - A0
Device deselect (DESL)	Н	×	Н	×	×	×	×	×	×	×
No operation (NOP)	Н	×	L	Н	Н	Н	×	×	×	×
Burst stop (BST)	Н	×	L	Н	Н	L	×	×	×	×
Read	Н	×	L	Н	Ĺ	Н	V	V	L	V
Read with auto precharge	Н	×	L	Н	L	Н	V	V	Н	V
Write	Н	×	L	Н	L	L	V	V	L	V
Write with auto precharge	Н	×	L	Н	L	L	V	V	Н	V
Bank activate (ACT)	Н	×	L	L	Н	Н	V	V	V	V
Precharge select bank (PRE	Ξ) Η	×	L	L	Н	L	V	V	L	×
Precharge all banks (PALL)	Н	×	L	L	Н	L	×	×	Н	×
CBR Auto-Refresh (REF)	Н	Н	L	L	L	Н	×	×	×	×
Self-Refresh (SELF)	Н	L	L	L	L	Н	×	×	×	×
Mode register set (MRS)	Н	×	L	L	L	L	L	L	L	V

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data.

# **DQM TRUTH TABLE**

	CKE		DQM		
Function	n-1	n	U	L	
Data write / output enable	Н	×	L	L	
Data mask / output disable	Н	×	Н	Н	
Upper byte write enable / output enable	Н	×	L	×	
Lower byte write enable / output enable	Н	×	×	L	
Upper byte write inhibit / output disable	Н	×	Н	×	
Lower byte write inhibit / output disable	Н	×	×	Н	

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data.



### **CKE TRUTH TABLE**

	CKE						_
Current State /Function	n – 1	n	CS	RAS	CAS	WE	Address
Activating Clock suspend mode entry	Н	L	×	×	×	×	×
Any Clock suspend mode	L	L	×	×	×	×	×
Clock suspend mode exit	L	Н	×	×	×	×	×
Auto refresh command Idle (REF)	Н	Н	L	L	L	Н	×
Self refresh entry Idle (SELF)	Н	L	L	L	L	Н	×
Power down entry Idle	Н	L	×	×	×	×	×
Self refresh exit	L	Н	L	Н	Н	Н	×
	L	Н	Н	×	×	×	×
Power down exit	L	Н	×	×	×	×	×

Note: H=VIH, L=VIL x=VIH or VIL, V=Valid Data.



# **FUNCTIONAL TRUTH TABLE**

Current State	<del>CS</del>	RAS	CAS	WE	Address	Command	Action
Idle	<u>H</u>	Χ	Χ	Χ	Χ	DESL	Nop or Power Down <sup>(2)</sup>
	_ <u>L</u>	Н	Н	Н	Χ	NOP	Nop or Power Down <sup>(2)</sup>
	_ <u>L</u>	Н	Н	L	Χ	BST	Nop or Power Down
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (3)
	L	Н	L	L	A, CA, A10	WRIT/ WRITA	ILLEGAL <sup>(3)</sup>
	L	L	Н	Н	BA, RA	ACT	Row activating
	L	L	Н	L	BA, A10	PRE/PALL	Nop
	L	L	L	Н	Χ	REF/SELF	Auto refresh or Self-refresh(4)
	L	L	L	L	OC, BA1=L	MRS	Mode register set
Row Active	Н	Χ	Χ	Χ	Х	DESL	Nop
	L	Н	Н	Н	Х	NOP	Nop
	L	Н	Н	L	Х	BST	Nop
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read <sup>(5)</sup>
	L	Н	L	L	BA, CA, A10	WRIT/ WRITA	Begin write (5)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	Precharge Precharge all banks <sup>(6)</sup>
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Read	L L L OC, BA MRS H X X X X DESL  L H H H X X NOP	Continue burst to end to Row active					
	L	Н	Н	Н	Х	NOP	Continue burst to end Row Row active
	L	Н	Н	L	Х	BST	Burst stop, Row active
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, begin new read <sup>(7)</sup>
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, begin write (7,8)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst Precharging
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Write	Н	Х	Х	Х	Х	DESL	Continue burst to end Write recovering
	L	Н	Н	Н	Х	NOP	Continue burst to end Write recovering
	L	Н	Н	L	Х	BST	Burst stop, Row active
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP <sup>(7,8)</sup>
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP (7)
	L	L	Н	Н	BA, RA	RA ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst Precharging (9)
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
					•		

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code



### **FUNCTIONAL TRUTH TABLE Continued:**

Current State	CS	RAS	CAS	WE	Address	Command	Action
Read with auto Precharging	H 	×	×	×	×	DESL	Continue burst to end, Precharge
	_L	Н	Н	Н	Х	NOP	Continue burst to end, Precharge
	_ <u>L</u>	Н	Н	L	×	BST	ILLEGAL
	<u>L</u>	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (11)
	<u>L</u>	Н	L	L	BA, CA, A10	WRIT/ WRITA	ILLEGAL (11)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	_ <u>L</u>	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (11)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Write with Auto Precharge	Н	×	×	×	×	DESL	Continue burst to end, Write recovering with auto precharge
	L 	Н	Н	Н	×	NOP	Continue burst to end, Write recovering with auto precharge
	<u>L</u>	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL <sup>(11)</sup>
	L	Н	L	L	BA, CA, A10	WRIT/ WRITA	ILLEGAL (11)
	_ <u>L</u>	L	Н	Н	BA, RA	ACT	ILLEGAL (3,11)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3,11)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Precharging	Н	×	×	×	×	DESL	Nop, Enter idle after tRP
	L	Н	Н	Н	×	NOP	Nop, Enter idle after tRP
	L	Н	Н	L	×	BST	Nop, Enter idle after tRP
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (3)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (3)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>(3)</sup>
	L	L	Н	L	BA, A10	PRE/PALL	Nop Enter idle after tRP
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Row Activating	Н	×	×	×	×	DESL	Nop, Enter bank active after tRCD
	L	Н	Н	Н	×	NOP	Nop, Enter bank active after tRCD
	L	Н	Н	L	×	BST	Nop, Enter bank active after tRCD
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (3)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (3)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3,9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3)
	L	L	L	Н	×	REF/SELF	ILLEGAL
		L	L	L	OC, BA	MRS	ILLEGAL

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code

# IS42/45S81600J, IS42/45S16800J



#### **FUNCTIONAL TRUTH TABLE Continued:**

Current State	CS	RAS	CAS	WE	Address	Command	Action
Write Recovering	Н	×	×	×	×	DESL	Nop, Enter row active after tDPL
	L	Н	Н	Н	×	NOP	Nop, Enter row active after tDPL
	L	Н	Н	L	×	BST	Nop, Enter row active after tDPL
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read (8)
	L	Н	L	L	BA, CA, A10	WRIT/ WRITA	Begin new write
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Write Recovering	Н	×	×	×	×	DESL	Nop, Enter precharge after tDPL
with Auto	L	Н	Н	Н	×	NOP	Nop, Enter precharge after tDPL
Precharge	L	Н	Н	L	×	BST	Nop, Enter row active after tDPL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL <sup>(3,8,11)</sup>
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (3,11)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3,11)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3,11)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Refresh	Н	×	×	×	×	DESL	Nop, Enter idle after tRC
	L	Н	Н	×	×	NOP/BST	Nop, Enter idle after tRC
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Mode Register	Н	×	×	×	×	DESL	Nop, Enter idle after 2 clocks
Accessing	L	Н	Н	Н	×	NOP	Nop, Enter idle after 2 clocks
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	×	BA, CA, A10	READ/WRITE	ILLEGAL
	L	L	×	×	BA, RA	ACT/PRE/PALL REF/MRS	ILLEGAL

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code

#### Notes

- 1. All entries assume that CKE is active (CKEn-1=CKEn=H).
- 2. If both banks are idle, and CKE is inactive (Low), the device will enter Power Down mode. All input buffers except CKE will be disabled.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 4. If both banks are idle, and CKE is inactive (Low), the device will enter Self-Refresh mode. All input buffers except CKE will be disabled.
- 5. Illegal if tRCD is not satisfied.
- 6. Illegal if tRAS is not satisfied.
- 7. Must satisfy burst interrupt condition.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Must mask preceding data which don't satisfy tDPL.
- 10. Illegal if tRRD is not satisfied.
- 11. Illegal for single bank, but legal for other banks.



### CKE RELATED COMMAND TRUTH TABLE(1)

		CKE						
Current State	Operation	n-1	n	CS	RAS	CAS	WE	Address
Self-Refresh (S.R.)	INVALID, CLK (n - 1) would exit S.R.	Н	Χ	Х	Х	Х	Х	Х
	Self-Refresh Recovery(2)	L	Н	Н	Χ	Χ	X	Χ
	Self-Refresh Recovery(2)	L	Н	L	Н	Н	Χ	Χ
	Illegal	L	Н	L	Н	L	Χ	Χ
	Illegal	L	Н	L	L	Χ	Χ	Χ
	Maintain S.R.	L	L	Χ	Χ	Χ	Χ	Χ
Self-Refresh Recove	ry Idle After tRC	Н	Н	Н	Х	Χ	Х	Χ
	Idle After tRC	Н	Н	L	Н	Н	Χ	Χ
	Illegal	Н	Н	L	Н	L	Χ	Χ
	Illegal	Н	Н	L	L	Χ	Х	Χ
	Begin clock suspend next cycle <sup>(5)</sup>	Н	L	Н	Χ	Χ	X	Χ
	Begin clock suspend next cycle <sup>(5)</sup>	Н	L	L	Н	Н	X	Χ
	Illegal	Н	L	L	Н	L	X X X	Χ
	Illegal	Н	L	L	L	L X X X X X X X X X X X X X X X X X X	Χ	
	Exit clock suspend next cycle <sup>(2)</sup>	L	Н	Χ	Χ		X	Χ
	Maintain clock suspend	L	L	Χ	Χ	Χ	X	Χ
Power-Down (P.D.)	INVALID, CLK (n - 1) would exit P.D.	Н	Χ	Χ	Х	Χ	Χ	_
	EXIT P.D> Idle <sup>(2)</sup>	L	Н	Χ	Χ	Χ	X	Χ
	Maintain power down mode	L	L	Χ	Χ	Χ	Х	Χ
Both Banks Idle	Refer to operations in Operative Command 1	ableH	Н	Н	Х	Χ	Χ	_
	Refer to operations in Operative Command 1	ableH	Н	L	Н	Χ	X X X X X X X X X X X X X X X X X X X	_
	Refer to operations in Operative Command 1	ableH	Н	L	L	Н	Χ	_
	Auto-Refresh	Н	Н	L	L	L	Н	Χ
	Refer to operations in Operative Command 1	ableH	Н	L	L	L	L	Op - Code
	Refer to operations in Operative Command 1	ableH	L	Н	Χ	Χ	X	_
	Refer to operations in Operative Command 1	ableH	L	L	Н	Χ	Х	_
	Refer to operations in Operative Command 1	ableH	L	L	L	Н	Х	_
	Self-Refresh <sup>(3)</sup>	Н	L	L	L	L	Н	Χ
	Refer to operations in Operative Command 1	ableH	L	L	L	L	L	Op - Code
	Power-Down <sup>(3)</sup>	L	Χ	Χ	Χ	Χ	Χ	Χ
Any state	Refer to operations in Operative Command 1	ableH	Н	Х	Х	Х	Х	Х
other than	Begin clock suspend next cycle <sup>(4)</sup>	Н	L	Χ	X	Χ	Χ	X
listed above	Exit clock suspend next cycle	L	Н	Χ	Χ	Χ	Χ	Х
	Maintain clock suspend	L	L	Χ	Х	Χ	Х	Х

#### Notes:


- 1. H: High level, L: low level, X: High or low level (Don't care).
- 2. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied

before any command other than EXIT.

- 3. Power down and Self refresh can be entered only from the both banks idle state.
- 4. Must be legal command as defined in Operative Command Table.
- 5. Illegal if tsRx is not satisfied.



### **STATE DIAGRAM**





#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters	Rating	Unit	
VDD MAX	Maximum Supply Voltage	-0.5 to +4.6	V	
VDDQ MAX	Maximum Supply Voltage for Output Buffe	r –0.5 to +4.6	V	
Vin	Input Voltage	-0.5 to VDD + 0.5	V	
Vout	Output Voltage	-1.0 to VDDQ + 0.5	V	
Рр мах	Allowable Power Dissipation	1	W	
Ics	Output Shorted Current	50	mA	
Topr	Operating Temperature Con	n. 0 to +70	°C	
	Ind.	-40 to +85		
	A1	-40 to +85		
	A2	-40 to +105		
Тѕтс	Storage Temperature	-55 to +150	°C	

#### Notes:

#### DC RECOMMENDED OPERATING CONDITIONS

TA =  $0^{\circ}$ C to +70°C for Commercial grade. TA = -40°C to +85°C for Industrial and A1 grade. TA = -40°C to +105°C for A2 grade.

Symbol	Parameter	Min.	Тур.	Max.	Unit	
VDD	Supply Voltage	3.0	3.3	3.6	V	
VDDQ	I/O Supply Voltage	3.0	3.3	3.6	V	
VIH <sup>(1)</sup>	Input High Voltage	2.0	_	VDDQ + 0.3	V	
VIL <sup>(2)</sup>	Input Low Voltage	-0.3	_	+0.8	V	

#### Note:

- 1. VIH (max) = VDDQ +1.2V (PULSE WIDTH ≤ 3NS).
- 2. VIL (min) = -1.2V (PULSE WIDTH  $\leq 3NS$ ).
- 3. All voltages are referenced to Vss.

### **CAPACITANCE CHARACTERISTICS** (At TA = 0 to +25°C, VDD = VDDQ = 3.3 ± 0.3V)

Symbol	Parameter	Min.	Max.	Unit
CIN1	Input Capacitance: CLK	2	4	pF
CIN2	Input Capacitance:All other input pins	1.3	3	pF
Cı/o	Data Input/Output Capacitance:I/Os	2	5	pF

### THERMAL RESISTANCE

Package	Substrate	Theta-ja (Airflow = 0m/s)	Theta-ja (Airflow = 1m/s)	Theta-ja (Airflow = 2m/s)	Theta-jc	Units
TSOP2(54)	4-layer	80.9	65.4	63.9	14.5	C/W
BGA(54)	4-layer	70.2	56.7	54.3	20.5	C/W

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.

<sup>2.</sup> All voltages are referenced to Vss.

# IS42/45S81600J, IS42/45S16800J



### DC ELECTRICAL CHARACTERISTICS 1 (Recommended Operation Conditions unless otherwise noted.)


Symbol	Parameter	Test Condition	-5	-6	-7	Unit
IDD1 (1)	Operating Current	One bank active, CL = 3, BL = 2,	120	100	80	mA
		tclk = tclk (min), tRC = tRC (min)				
IDD2P <sup>(2,3)</sup>	Precharge Standby Current (In Power-Down Mode)	$\frac{\text{CKE}}{\text{CS}} \leq \text{VIL (MAX)}, \text{ tck} = 15 \text{ns}$ $\frac{\text{CS}}{\text{CS}} \geq \text{VDD} - 0.2 \text{V}$	3	3	3	mA
IDD2PS <sup>(3)</sup>	Precharge Standby Current with clock stop (In Power-Down Mode)	$\frac{\text{CKE} \leq \text{VIL (MAX), CLK} \leq \text{VIL (MAX)}}{\text{CS}} \geq \text{VDD - 0.2V}$	3	3	3	mA
IDD2N <sup>(2)</sup>	Precharge Standby Current	$\overline{\text{CS}} \ge \text{VDD} - 0.2\text{V}, \text{CKE} \ge \text{VIH (MIN)}$	25	25	25	mA
	(In Non Power-Down Mode)	tcκ = 15ns				
IDD2NS	Precharge Standby Current with clock stop	$\overline{\text{CS}} \ge \text{Vdd} - 0.2\text{V}, \text{CKE} \ge \text{Vih (Min)}$	15	15	15	mA
	(In Non Power-Down Mode)	All inputs stable				
IDD3P(1,2)	Active Standby Current	$CKE \le VIL \text{ (MAX)}, \overline{CS} \ge VDD - 0.2V$	8	8	8	mA
	(In Power-Down Mode)	tck = 15ns				
IDD3PS <sup>(1)</sup>	Active Standby Current with clock stop (In Power-Down Mode)		8	8	8	mA
IDD3N <sup>(1,2)</sup>	Active Standby Current	$\overline{CS} \ge VDD - 0.2V, CKE \ge VIH (MIN)$	30	30	30	mA
	(In Non Power-Down Mode)	tcκ = 15ns				
IDD3NS <sup>(1)</sup>	Active Standby Current with clock stop	$\overline{\text{CS}} \geq \text{VDD}$ - 0.2V, CKE $\geq$ VIH (MIN) All inputs stable	20	20	20	mA
	(In Non Power-Down Mode)					
IDD4 <sup>(1)</sup>	Operating Current	All banks active, BL = Full Page, CL = 3,	130	120	100	mA
		tck = tck (min)				
IDD5 <sup>(1)</sup>	Auto-Refresh Current	trc = trc (min), tclk = tclk (min)	160	140	120	mA
IDD6 <sup>(3)</sup>	Self-Refresh Current	CKE ≤ 0.2V	3	3	3	mA

#### Notes:

- 1. IDD (MAX) is specified at the output open condition.
- 2. Input signals are changed one time during 30ns.
- 3. For operation above 85°C, the values for IDD2P and IDD2Ps should be derated to 4mA, and the value for IDD6 should be derated to 6mA. The Absolute Maximum Ratings should not be violated for the temperature grade in use.

### DC ELECTRICAL CHARACTERISTICS 2 (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Min	Max	Unit
lıL	Input Leakage Current	$0V \le Vin \le VDD$ , with pins other than	-5	5	μΑ
		the tested pin at 0V			
loL	Output Leakage Current	Output is disabled, 0V ≤ Vout ≤ VDD,	-5	5	μΑ
Vон	Output High Voltage Level	Iон = -2mA	2.4	_	V
VoL	Output Low Voltage Level	loL = 2mA	_	0.4	V





### **AC ELECTRICAL CHARACTERISTICS (1,3)**

				-5		-6		-7	
Symbol	Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Units
tck3	Clock Cycle Time	CAS Latency = 3	5	_	6	_	7	_	ns
tck2		CAS Latency = 2	10		7.5		7.5		ns
tAC3	Access Time From CLK	CAS Latency = 3	_	4.8	_	5.4	_	5.4	ns
tAC2		CAS Latency = 2	_	6.5	_	5.4	_	5.4	ns
tсн	CLK HIGH Level Width		2	_	2.5	_	2.5	_	ns
tcL	CLK LOW Level Width		2	_	2.5	_	2.5	_	ns
toH3	Output Data Hold Time	CAS Latency = 3	2.5	_	2.5	_	2.5	_	ns
tOH2		CAS Latency = 2	2.5	_	2.5	_	2.5	_	ns
tLZ	Output LOW Impedance Time		0	_	0	_	0	_	ns
tHZ3	Output HIGH Impedance Time	CAS Latency = 3	2.5	5	2.5	5.4	2.5	5.4	ns
tHZ2		CAS Latency = 2	2.5	5.4	2.5	6.5	2.5	5.4	
tos	Input Data Setup Time(2)		1.5		1.5		1.5		ns
tDH	Input Data Hold Time(2)		0.8	_	8.0	_	8.0		ns
tas	Address Setup Time <sup>(2)</sup>		1.5	_	1.5		1.5	_	ns
tah	Address Hold Time(2)		0.8		8.0		8.0		ns
tcks	CKE Setup Time(2)		1.5	_	1.5	_	1.5	_	ns
tскн	CKE Hold Time(2)		0.8	_	8.0	_	8.0	_	ns
tcms	Command Setup Time (CS, RA	S, CAS, WE, DQM)(2)	1.5	_	1.5	_	1.5	_	ns
tсмн	Command Hold Time (CS, RAS	, CAS, WE, DQM)(2)	0.8	_	0.8	_	0.8	_	ns
trc	Command Period (REF to REF	/ ACT to ACT)	55	_	60	_	60	_	ns
tras	Command Period (ACT to PRE	)	38	100K	37	100K	37	100K	ns
trp	Command Period (PRE to ACT	)	15	_	15	_	15	_	ns
trcd	Active Command To Read / Wri		ne 15	_	15	_	15	_	ns
trrd	Command Period (ACT [0] to A		10	_	12	_	14	_	ns
tDPL	Input Data To Precharge (5) Command Delay time		12	_	12	_	14	_	ns
tdal	Input Data To Active / Refresh Command Delay time (During A	.uto-Precharge)	25	_	30	_	30	_	ns
tmrd	Mode Register Program Time <sup>(5)</sup>		10	_	12	_	14	_	ns
tdde	Power Down Exit Setup Time		5.0	_	6.0	_	7.0	_	ns
txsr	Exit Self-Refresh to Active Time	(4)	60	_	67	_	67	_	ns
tτ	Transition Time		0.3	1.2	0.3	1.2	0.3	1.2	ns
tref	Refresh Cycle Time Ta ≤ 70°C	Com. Ind. A1 A2		64		64		64	ms
		≤ 85°C Ind, A1, A2	_	64	_	64	_	64	ms
		Ta > 85°C A2	_	16	_	16	_	16	ms

#### Notes:

- 1. The power-on sequence must be executed before starting memory operation.
- 2. Measured with tT = 1 ns. If clock rising time is longer than 1ns, (tT/2 0.5) ns should be added to the parameter.
- 3. The reference level is 1.4V when measuring input signal timing. Rise and fall times are measured between VIH(min.) and VIL (max).
- 4. Self-Refresh Mode is not supported for A2 grade with Ta > +85°C.
- 5. A minimum of 2 cycles is required for the timing parameters tRRD, tDPL, tMRD. The timing values in this table must also be met.




# **OPERATING FREQUENCY / LATENCY RELATIONSHIPS**

SYMBO	OL PARAMETER		-5	-6	-7	UNITS
tcĸ	Clock Cycle Time	CAS Latency = 3 CAS Latency = 2	5 10	6 7.5	7 7.5	ns ns
Freq.	Operating Frequency	CAS Latency = 3	200	166	143	MHz
		CAS Latency = 2	100	133	133	MHz
trcd	Active Command To Read/Write Command Delay Time	CAS Latency = 3 CAS Latency = 2	3 2	3 2	3 2	cycle cycle
trac	RAS Latency (tRCD + tCAC)	CAS Latency = 3 CAS Latency = 2	6 4	6 4	6 4	cycle cycle
trc	Command Period (REF to REF / ACT to ACT)	CAS Latency = 3 CAS Latency = 2	11 6	10 8	9	cycle cycle
tras	Command Period (ACT to PRE)	CAS Latency = 3 CAS Latency = 2	8 4	7 5	6 5	cycle cycle
trp	Command Period (PRE to ACT)	CAS Latency = 3 CAS Latency = 2	3 2	3 2	3 2	cycle cycle
trrd	Command Period (ACT[0] to ACT [1])	onto Laterity L	2	2	2	cycle
tccd	Column Command Delay Time (READ, READA, WRIT, WRITA)		1	1	1	cycle
tDPL	Input Data To Precharge Command Delay Time	CAS Latency = 3 CAS Latency = 2	3 2	2 2	2 2	cycle cycle
tDAL	Input Data To Active/Refresh Command Delay Time (During Auto-Precharge)	CAS Latency = 3 CAS Latency = 2	6 4	5 4	5 4	cycle cycle
trbd	Burst Stop Command To Output in HIGH-Z Delay Time (Read)	CAS Latency = 3 CAS Latency = 2	3 2	3 2	3 2	cycle cycle
twbd	Burst Stop Command To Input in Invalid Delay Time (Write)	,	0	0	0	cycle
tRQL	Precharge Command To Output in HIGH-Z Delay Time (Read)	CAS Latency = 3 CAS Latency = 2	3 2	3 2	3 2	cycle cycle
twdl	Precharge Command To Input in Invalid Delay Time (Write)	,	0	0	0	cycle
tPQL	Last Output To Auto-Precharge Start Time (Read)	CAS Latency = 3 CAS Latency = 2	-2 -1	-2 -1	-2 -1	cycle cycle
tQMD	DQM To Output Delay Time (Read)	- ···· <b>,</b> -	2	2	2	cycle
tDMD	DQM To Input Delay Time (Write)		0	0	0	cycle
tmrd	Mode Register Set To Command Delay Time		2	2	2	cycle




### **AC TEST CONDITIONS**

# **Input Load**



# **Output Load**



# **AC TEST CONDITIONS**

Parameter	Rating
AC Input Levels	0V to 3.0V
Input Rise and Fall Times	1 ns
Input Timing Reference Level	1.4V
Output Timing Measurement Reference Level	1.4V



#### **FUNCTIONAL DESCRIPTION**

The 128Mb SDRAMs are quad-bank DRAMs which operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 33,554,432-bit banks is organized as 4,096 rows by 512 columns by 16 bits or 4,096 rows by 1,024 columns by 8 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-A11 select the row). The address bits A0-A9 (x8); A0-A8 (x16) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

#### Initialization

SDRAMs must be powered up and initialized in a predefined manner.

The 128M SDRAM is initialized after the power is applied to VDD and VDDQ (simultaneously) and the clock is stable with DQM High and CKE High.


A 100µs delay is required prior to issuing any command other than a COMMAND INHIBIT or a NOP. The COMMAND INHIBIT or NOP may be applied during the 100us period and should continue at least through the end of the period.

With at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied once the 100µs delay has been satisfied. All banks must be precharged. This will leave all banks in an idle state after which at least two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is then ready for mode register programming.

The mode register should be loaded prior to applying any operational command because it will power up in an unknown state.



### INITIALIZE AND LOAD MODE REGISTER(1)




#### Notes:

- 1. If  $\overline{\text{CS}}$  is High at clock High time, all commands applied are NOP.
- 2. The Mode register may be loaded prior to the Auto-Refresh cycles if desired.
- 3. JEDEC and PC100 specify three clocks.
- 4. Outputs are guaranteed High-Z after the command is issued.



### **AUTO-REFRESH CYCLE**




Notes:

1.  $\overline{CAS}$  latency = 2, 3



### **SELF-REFRESH CYCLE**



Note:

<sup>1.</sup> Self-Refresh Mode is not supported for A2 grade with TA > +85°C.



#### REGISTER DEFINITION

#### Mode Register


The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION.

The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10 and M11 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

#### MODE REGISTER DEFINITION





#### **BURST LENGTH**

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, mean-

ing that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A8 (x16) when the burst length is set to two; by A2-A8 (x16) when the burst length is set to four; and by A3-A8 (x16) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

### **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in BURST DEFINITION table.

#### **BURST DEFINITION**

Burst	Starting Column Address			Order of Accesses Within a Burst	
Length				Type = Sequential	Type = Interleaved
			A 0		
2			0	0-1	0-1
			1	1-0	1-0
		A 1	A 0		
		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A 2	A 1	A 0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full	n = A0-A7			Cn, Cn + 1, Cn + 2	Not Supported
Page				Cn + 3, Cn + 4	
(y) (location 0-y)			Cn - 1,		
				Cn	



### **CAS Latency**

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n+m. The DQs will start driving as a result of the clock edge one cycle earlier (n+m-1), and provided that the relevant access times are met, the data will be valid by clock edge n+m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQs will start driving after T1 and the data will be valid by T2, as shown in CAS Latency diagrams. The Allowable Operating Frequency table indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

### **Operating Mode**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

### **Write Burst Mode**


When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

### **CAS Latency**

### Allowable Operating Frequency (MHz)

Speed	CAS Latency = 2	CAS Latency = 3	
-5	100	200	
-6	133	166	
-7	133	143	

#### CAS LATENCY





#### **CHIP OPERATION**

#### **BANK/ROW ACTIVATION**


Before any READ or WRITE commands can be issued to a bank within the SDRAM, a row in that bank must be "opened." This is accomplished via the ACTIVE command, which selects both the bank and the row to be activated (see Activating Specific Row Within Specific Bank).

After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the tRCD specification. Minimum tRCD should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVE command on which a READ or WRITE command can be entered. For example, a tRCD specification of 18ns with a 125 MHz clock (8ns period) results in 2.25 clocks, rounded to 3. This is reflected in the following example, which covers any case where  $2 < [\text{tRCD } (\text{MIN})/\text{tck}] \leq 3$ . (The same procedure is used to convert other specification limits from time units to clock cycles).


A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). The minimum time interval between successive ACTIVE commands to the same bank is defined by tRC.

A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by trad.

### **Activating Specific Row Within Specific Bank**



# EXAMPLE: MEETING TRCD (MIN) WHEN 2 < [TRCD (MIN)/TCK] $\le$ 3





#### **READS**

READ bursts are initiated with a READ command, as shown in the READ COMMAND diagram.

The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic READ commands used in the following illustrations, auto precharge is disabled.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command. Each subsequent data-out element will be valid by the next positive clock edge. The CAS Latency diagram shows general timing for each possible CAS latency setting.


Upon completion of a burst, assuming no other commands have been initiated, the DQs will go High-Z. A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)

Data from any READ burst may be truncated with a subsequent READ command, and data from a fixed-length READ burst may be immediately followed by data from a READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated.

The new READ command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in Consecutive READ Bursts for CAS latencies of two and three; data element n+3 is either the last of a burst of four or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A READ command can be initiated on any clock cycle following a previous READ command. Full-speed random read accesses can be performed to the same bank, as shown in Random READ Accesses, or each subsequent READ may be performed to a different bank.

Data from any READ burst may be truncated with a subsequent WRITE command, and data from a fixed-length READ burst may be immediately followed by data from a WRITE command (subject to bus turnaround limitations). The WRITE burst may be initiated on the clock edge immediately following the last (or last desired) data element from the READ burst, provided that I/O contention can be avoided. In a given system design, there may be a possibility that the device driving the input data will go Low-Z before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur between the last read data and the WRITE command.

#### **READ COMMAND**



Note: A9 is "Don't Care" for x16.

The DQM input is used to avoid I/O contention, as shown in Figures RW1 and RW2. The DQM signal must be asserted (HIGH) at least three clocks prior to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or remain High-Z), regardless of the state of the DQM signal, provided the DQM was active on the clock just prior to the WRITE command that truncated the READ command. If not, the second WRITE will be an invalid WRITE. For example, if DQM was LOW during T4 in Figure RW2, then the WRITEs at T5 and T7 would be valid, while the WRITE at T6 would be invalid.

The DQM signal must be de-asserted prior to the WRITE command (DQM latency is zero clocks for input buffers) to ensure that the written data is not masked.

Afixed-length READ burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued *x* cycles before the clock edge at which the last desired data element is valid, where *x* equals the CAS latency

## IS42/45S81600J, IS42/45S16800J




minus one. This is shown in the READ to PRECHARGE diagram for each possible CAS latency; data element n+3 is either the last of a burst of four or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until trp is met. Note that part of the row precharge time is hidden during the access of the last data element(s).

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.


Full-page READ bursts can be truncated with the BURST TERMINATE command, and fixed-length READ bursts may be truncated with a BURST TERMINATE command, provided that auto precharge was not activated. The BURST TERMINATE command should be issued x cycles before the clock edge at which the last desired data element is valid, where x equals the CAS latency minus one. This is shown in the READ Burst Termination diagram for each possible CAS latency; data element n+3 is the last desired data element of a longer burst.



### **RW1 - READ to WRITE**




### **RW2 - READ to WRITE**






### **CONSECUTIVE READ BURSTS**






### **RANDOM READ ACCESSES**






### **READ BURST TERMINATION**





#### **ALTERNATING BANK READ ACCESSES**




#### Notes:

- 1) CAS latency = 2, Burst Length = 4
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"



### **READ - FULL-PAGE BURST**




### Notes:

- 1) CAS latency = 2, Burst Length = Full Page
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"




### **READ - DQM OPERATION**



- 1) CAS latency = 2, Burst Length = 4
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"



### **READ to PRECHARGE**






### **WRITES**

WRITE bursts are initiated with a WRITE command, as shown in WRITE Command diagram.

### WRITE COMMAND



Note: A9 is "Don't Care" for x16.

The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst. For the generic WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered coincident with the WRITE command. Subsequent data elements will be registered on each successive positive clock edge. Upon completion of a fixed-length burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data will be ignored (see WRITE Burst). A full-page burst will continue until terminated. (At the end of the page, it will wrap to column 0 and continue.)

Data for any WRITE burst may be truncated with a subsequent WRITE command, and data for a fixed-length WRITE burst may be immediately followed by data for a WRITE command. The new WRITE command can be issued on any clock following the previous WRITE command, and the data provided coincident with the new command applies to the new command.

An example is shown in WRITE to WRITE diagram. Data n+1 is either the last of a burst of two or the last desired of a longer burst. The 128Mb SDRAM uses a pipelined architecture and therefore does not require the 2n rule associated with a prefetch architecture. A WRITE command can be initiated on any clock cycle following a previous WRITE command. Full-speed random write accesses within a page can be performed to the same bank, as shown in Random WRITE Cycles, or each subsequent WRITE may be performed to a different bank.

Data for any WRITE burst may be truncated with a subsequent READ command, and data for a fixed-length WRITE burst may be immediately followed by a subsequent READ command. Once the READ com mand is registered, the data inputs will be ignored, and WRITEs will not be executed. An example is shown in WRITE to READ. Data n+1 is either the last of a burst of two or the last desired of a longer burst.


Data for a fixed-length WRITE burst may be followed by, or truncated with, a PRECHARGE command to the same bank (provided that auto precharge was not activated), and a full-page WRITE burst may be truncated with a PRECHARGE command to the same bank. The PRECHARGE command should be issued tDPL after the clock edge at which the last desired input data element is registered. The auto precharge mode requires a tDPL of at least one clock plus time, regardless of frequency. In addition, when truncating a WRITE burst, the DQM signal must be used to mask input data for the clock edge prior to, and the clock edge coincident with, the PRECHARGE command. An example is shown in the WRITE to PRE-CHARGE diagram. Data *n*+1 is either the last of a burst of two or the last desired of a longer burst. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met.

In the case of a fixed-length burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same fixed-length burst with auto precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address buses be available at the appropriate time to issue the command; the advantage of the PRECHARGE command is that it can be used to truncate fixed-length or full-page bursts.


Fixed-length or full-page WRITE bursts can be truncated with the BURST TERMINATE command. When truncating a WRITE burst, the input data applied coincident with the BURST TERMINATE command will be ignored. The last data written (provided that DQM is LOW at that time) will be the input data applied one clock previous to the BURST TERMINATE command. This is shown in WRITE Burst Termination, where data n is the last desired data element of a longer burst.




### **WRITE BURST**



### WRITE TO WRITE




### **RANDOM WRITE CYCLES**






### **WRITE to READ**




### WP1 - WRITE to PRECHARGE






### **WP2 - WRITE to PRECHARGE**




## **WRITE Burst Termination**






### **WRITE - FULL PAGE BURST**



- 1) Burst Length = Full Page
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"




### **WRITE - DQM OPERATION**



- 1) Burst Length = 4
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"



## **ALTERNATING BANK WRITE ACCESSES**



- 1) Burst Length = 4
- 2) x16: A9 and A11 = "Don't Care"



#### **CLOCK SUSPEND**


Clock suspend mode occurs when a column access/burst is in progress and CKE is registered LOW. In the clock suspend mode, the internal clock is deactivated, "freezing" the synchronous logic.

For each positive clock edge on which CKE is sampled LOW, the next internal positive clock edge is suspended. Any command or data present on the input pins at the time


of a suspended internal clock edge is ignored; any data present on the DQ pins remains driven; and burst counters are not incremented, as long as the clock is suspended. (See following examples.)

Clock suspend mode is exited by registering CKE HIGH; the internal clock and related operation will resume on the subsequent positive clock edge.

### **Clock Suspend During WRITE Burst**




## **Clock Suspend During READ Burst**





### **CLOCK SUSPEND MODE**



- 1) CAS latency = 3, Burst Length = 2, Auto Precharge is disabled.
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"



#### **PRECHARGE**


The PRECHARGE command (see figure) is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access some specified time (tRP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. When all banks are to be precharged, inputs BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

#### **POWER-DOWN**


Power-down occurs if CKE is registered LOW coincident with a NOP or COMMAND INHIBIT when no accesses are in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in either bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CKE, for maximum power savings while in standby. The device may not remain in the power-down state longer than the refresh period (64ms) since no refresh operations are performed in this mode.

The power-down state is exited by registering a NOP or COMMAND INHIBIT and CKE HIGH at the desired clock edge (meeting tcks). See figure below.

#### PRECHARGE Command




#### **POWER-DOWN**





### **POWER-DOWN MODE CYCLE**





#### **BURST READ/SINGLE WRITE**

The burst read/single write mode is entered by programming the write burst mode bit (M9) in the mode register to a logic 1. In this mode, all WRITE commands result in the access of a single column location (burst of one), regardless of the programmed burst length. READ commands access columns according to the programmed burst length and sequence, just as in the normal mode of operation (M9 = 0).

### **CONCURRENT AUTO PRECHARGE**


An access command (READ or WRITE) to another bank while an access command with auto precharge enabled is executing is not allowed by SDRAMs, unless the SDRAM supports CONCURRENT AUTO PRECHARGE. *ISSI* SDRAMs support CONCURRENT AUTO PRECHARGE.

Four cases where CONCURRENT AUTO PRECHARGE occurs are defined below.


### **READ** with Auto Precharge

- Interrupted by a READ (with or without auto precharge): AREAD to bank m will interrupt a READ on bank n, CAS latency later. The PRECHARGE to bank n will begin when the READ to bank m is registered.
- 2. Interrupted by a WRITE (with or without auto precharge): A WRITE to bank m will interrupt a READ on bank n when registered. DQM should be used three clocks prior to the WRITE command to prevent bus contention. The PRECHARGE to bank n will begin when the WRITE to bank m is registered.

### READ With Auto Precharge interrupted by a READ



### READ With Auto Precharge interrupted by a WRITE







### **WRITE** with Auto Precharge

- 3. Interrupted by a READ (with or without auto precharge): A READ to bank m will interrupt a WRITE on bank n when registered, with the data-out appearing (CAS latency) later. The PRECHARGE to bank n will begin after tDPL is met, where tDPL begins when the READ to bank m is registered. The last valid WRITE to bank n will be data-in registered one clock prior to the READ to bank m.
- 4. Interrupted by a WRITE (with or without auto precharge):
  AWRITE to bank m will interrupt a WRITE on bank n
  when registered. The PRECHARGE to bank n will begin
  after tDPL is met, where tDPL begins when the WRITE
  to bank m is registered. The last valid data WRITE
  to bank n will be data registered one clock prior to a
  WRITE to bank m.

### WRITE With Auto Precharge interrupted by a READ




### WRITE With Auto Precharge interrupted by a WRITE






### **READ WITH AUTO PRECHARGE**



- 1) CAS latency = 2, Burst Length = 4
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"




### **READ WITHOUT AUTO PRECHARGE**



- 1) CAS latency = 2, Burst Length = 4
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"



### SINGLE READ WITH AUTO PRECHARGE




#### Notes:

- 1) CAS latency = 2, Burst Length = 1
- 2) x16: A9 and A11 = "Don't Care"

x8: A11 = "Don't Care"




### SINGLE READ WITHOUT AUTO PRECHARGE



- 1) CAS latency = 2, Burst Length = 1
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"



### **WRITE - WITH AUTO PRECHARGE**




#### Notes:

1) Burst Length = 4

2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"




### **WRITE - WITHOUT AUTO PRECHARGE**



- 1) Burst Length = 4
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"
- 3) tras must not be violated.




### **SINGLE WRITE - WITH AUTO PRECHARGE**



- 1) Burst Length = 1
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"



### SINGLE WRITE - WITHOUT AUTO PRECHARGE



- 1) Burst Length = 1
- 2) x16: A9 and A11 = "Don't Care" x8: A11 = "Don't Care"
- 3) tras must not be violated.



### **ORDERING INFORMATION - VDD = 3.3V**

Commercial Range: 0°C to +70°C

Frequency	Speed (ns)	Order Part No.	Package
200 MHz	5	IS42S81600J-5TL	54-pin TSOPII, Cu leadframe plated with matte Sn
166 MHz	6	IS42S81600J-6TL	54-pin TSOPII, Cu leadframe plated with matte Sn
143 MHz	7	IS42S81600J-7TL	54-pin TSOPII, Cu leadframe plated with matte Sn

Frequency	Speed (ns)	Order Part No.	Package
200 MHz	5	IS42S16800J-5TL IS42S16800J-5BL	54-pin TSOPII, Cu leadframe plated with matte Sn 54-ball BGA, SnAgCuBi balls
166 MHz	6	IS42S16800J-6TL IS42S16800J-6BL	54-pin TSOPII, Cu leadframe plated with matte Sn 54-ball BGA, SnAgCuBi balls
143 MHz	7	IS42S16800J-7TL IS42S16800J-7BL	54-pin TSOPII, Cu leadframe plated with matte Sn 54-ball BGA, SnAgCuBi balls

Industrial Range: -40°C to +85°C

Frequency	Speed (ns)	Order Part No.	Package
200 MHz	5	IS42S81600J-5TLI	54-pin TSOPII, Cu leadframe plated with matte Sn
166 MHz	6	IS42S81600J-6TLI	54-pin TSOPII, Cu leadframe plated with matte Sn
143 MHz	7	IS42S81600J-7TLI	54-pin TSOPII, Cu leadframe plated with matte Sn

Frequency	Speed (ns)	Order Part No.	Package
200 MHz	5	IS42S16800J-5TLI IS42S16800J-5BLI	54-pin TSOPII, Cu leadframe plated with matte Sn 54-ball BGA, SnAgCuBi balls
166 MHz	6	IS42S16800J-6TLI IS42S16800J-6BLI	54-pin TSOPII, Cu leadframe plated with matte Sn 54-ball BGA, SnAgCuBi balls
143 MHz	7	IS42S16800J-7TLI IS42S16800J-7BLI	54-pin TSOPII, Cu leadframe plated with matte Sn 54-ball BGA, SnAgCuBi balls

#### Note

- 1. All products listed above are green. This refers to the package being RoHS Compliant, Halogen-free and TSCA Compliant.
- 2. Optionally, the code -TR may be appended to a part number to indicate Tape & Reel packing format.



### ORDERING INFORMATION - VDD = 3.3V

## Automotive Range A1: -40°C to +85°C

Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS45S81600J-6TLA1	54-pin TSOPII, Cu leadframe plated with matte Sn
143 MHz	7	IS45S81600J-7TLA1	54-pin TSOPII, Cu leadframe plated with matte Sn
Frequency	Speed (ns)	Order Part No.	Package
Frequency 166 MHz	Speed (ns)	Order Part No. IS45S16800J-6TLA1 IS45S16800J-6BLA1	Package 54-pin TSOPII, Cu leadframe plated with matte Sn 54-ball BGA, SnAgCuBi balls


# Automotive Range A2: -40°C to +105°C

Frequency	Speed (ns)	Order Part No.	Package
143 MHz	7	IS45S81600J-7TLA2	54-pin TSOPII, Cu leadframe plated with matte Sn
Frequency	Speed (ns)	Order Part No.	Package
166 MHz	6	IS45S16800J-6TLA2	54-pin TSOPII, Cu leadframe plated with matte Sn
		IS45S16800J-6BLA2	54-ball BGA, SnAgCuBi balls
143 MHz	7	IS45S16800J-7TLA2	54-pin TSOPII, Cu leadframe plated with matte Sn
		IS45S16800J-7BLA2	54-ball BGA, SnAgCuBi balls


<sup>1.</sup> All products listed above are green. This refers to the package being RoHS Compliant, Halogen-free and TSCA Compliant.

<sup>2.</sup> Optionally, the code -TR may be appended to a part number to indicate Tape & Reel packing format.









# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by ISSI manufacturer:

Other Similar products are found below:

M366S0924FTS-C7A00 MT52L256M32D1PF-107 WT:B HM514100AZ-80 IS42VM16400M-75BLI K4S560432C-TC75 ATCA-7360-MEM-4G MN41C4256A-07 DEMT46H128M16LFCK6ITA S27KL0641DABHB020 AS4C64M16D1A-6TCN AS4C256M8D2-25BIN MT52L256M32D1PF-107 WT:B TR S27KS0641DPBHV020 AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN IS43LR16800G-6BL W97AH6KBVX2I MT44K16M36RB-125E:A TR IS45S32800J-7TLA2 MT42L32M32D1HE-18 IT:D IS66WVH32M8DALL-166B1LI SQR-SD418G2K6SNBCB S27KL0642DPBHI023 S27KL0642DPBHI020 S70KS1282GABHB020 S70KL1282DPBHI020 SQR-SD4N8G3K2SNBCB IS66WVO32M8DALL-200BLI-TR IS66WVO32M8DBLL-133BLI-TR IS46TR16K01S2AL-125KBLA2 IS46QR16512A-083TBLA2 MT48LC64M8A2P-75:C TR AS4C4M32SA-6TINTR MT40A2G8JC-062E IT:E MT53E1G32D2FW-046 AAT:B TR MT42L64M32D2HE-18 IT:D MT53E512M64D2RR-046 WT:B MT40A1G16KD-062E IT:E IS66WVH16M8DBLL-100B1LI IS66WVH16M8DALL-166B1LI S70KL1282GABHV020 MT53E1G32D2FW-046 IT:B MT40A1G16TB-062E IT:F NT5CB256M16ER-FL NT5CB128M16IP-EK NT5CCS12M8EN-EK K4F8E304HB-MGCJ K4B2G1646F-BCMA K4RAH165VB-BCQK K4B4G1646E-BMMA