

64Kx32, 64Kx36 SYNCHRONOUS FLOW-THROUGH STATIC RAM

MAY 2017

FEATURES

- Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Interleaved or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Common data inputs and data outputs
- Power-down control by ZZ input
- JEDEC 100-Pin TQFP package
- Power Supply:
 - +3.3V V_{DD}
 - +3.3V or 2.5V V_{DDQ}
- Control pins mode upon power-up:
 - MODE in interleave burst mode
 - ZZ in normal operation mode
- Industrial Temperature Available: (-40°C to +85°C)
- Lead-free available

DESCRIPTION

The *ISSI* IS61LF6432A and IS61LF6436A are high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, memory. IS61LF6432A is organized as 65,536 words by 32 bits. IS61LF6436A is organized as 65,536 words by 36 bits. They are fabricated with *ISSI*'s advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written. \overline{BWA} controls DQa, \overline{BWb} controls DQb, \overline{BWC} controls DQc, \overline{BWD} controls DQd, conditioned by \overline{BWE} being LOW. A LOW on \overline{GW} input would cause all bytes to be written.

Bursts can be initiated with either \overline{ADSP} (Address Status Processor) or \overline{ADSC} (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally by the IS61LF6432A/36A and controlled by the \overline{ADV} (burst address advance) input pin.

The mode pin is used to select the burst sequence order. Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.

FAST ACCESS TIME


| Symbol | Parameter | 8.5 | Unit |
|-----------------|-------------------|-----|------|
| t _{KQ} | Clock Access Time | 8.5 | ns |
| t _{KC} | Cycle Time | 11 | ns |
| | Frequency | 90 | MHz |

Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.


Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

BLOCK DIAGRAM




PIN CONFIGURATION



PIN DESCRIPTIONS

| | | | |
|-------------------------------------|---|--|--|
| A0, A1 | Synchronous Address Inputs. These pins must be tied to the two LSBs of the address bus. | \overline{GW} | Synchronous Global Write Enable |
| A | Synchronous Address Inputs | \overline{CE} , $\overline{CE2}$, CE2 | Synchronous Chip Enable |
| CLK | Synchronous Clock | \overline{OE} | Output Enable |
| \overline{ADSP} | Synchronous Processor Address Status | DQa-DQd | Synchronous Data Input/Output |
| \overline{ADSC} | Synchronous Controller Address Status | MODE | Burst Sequence Mode Selection |
| \overline{ADV} | Synchronous Burst Address Advance | VDD | +3.3V Power Supply |
| \overline{BWA} - \overline{BWD} | Individual Byte Write Enable | Vss | Ground |
| BWE | Synchronous Byte Write Enable | VDDQ | Isolated Output Buffer Supply: +3.3V or 2.5V |
| | | ZZ | Snooze Enable |

PIN CONFIGURATION



PIN DESCRIPTIONS

| | |
|-------------------|--|
| A0, A1 | Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus. |
| A | Synchronous Address Inputs |
| CLK | Synchronous Clock |
| ADSP | Synchronous Processor Address Status |
| ADSC | Synchronous Controller Address Status |
| ADV | Synchronous Burst Address Advance |
| BW \bar{a} -BWD | Individual Byte Write Enable |
| BWE | Synchronous Byte Write Enable |

| | |
|--------------------------------|--|
| $\bar{G}W$ | Synchronous Global Write Enable |
| $\bar{C}E$, $\bar{C}E2$, CE2 | Synchronous Chip Enable |
| $\bar{O}E$ | Output Enable |
| DQa-DQd | Synchronous Data Input/Output |
| MODE | Burst Sequence Mode Selection |
| VDD | +3.3V Power Supply |
| Vss | Ground |
| VDDQ | Isolated Output Buffer Supply: +3.3V or 2.5V |
| ZZ | Snooze Enable |
| DQPa-DQPd | Parity Data I/O |

TRUTH TABLE


| Operation | Address Used | Address | | | | | | | | |
|-----------------------------|--------------|-----------------|-----|------------------|-------------------|-------------------|------------------|--------------------|-----------------|--------|
| | | \overline{CE} | CE2 | $\overline{CE2}$ | \overline{ADSP} | \overline{ADSC} | \overline{ADV} | \overline{WRITE} | \overline{OE} | DQ |
| Deselected, Power-down | None | H | X | X | X | L | X | X | X | High-Z |
| Deselected, Power-down | None | L | X | H | L | X | X | X | X | High-Z |
| Deselected, Power-down | None | L | L | X | L | X | X | X | X | High-Z |
| Deselected, Power-down | None | X | X | H | H | L | X | X | X | High-Z |
| Deselected, Power-down | None | X | L | X | H | L | X | X | X | High-Z |
| Read Cycle, Begin Burst | External | L | H | L | L | X | X | X | X | Q |
| Read Cycle, Begin Burst | External | L | H | L | H | L | X | Read | X | Q |
| Write Cycle, Begin Burst | External | L | H | L | H | L | X | Write | X | D |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | Read | L | Q |
| Read Cycle, Continue Burst | Next | X | X | X | H | H | L | Read | H | High-Z |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | Read | L | Q |
| Read Cycle, Continue Burst | Next | H | X | X | X | H | L | Read | H | High-Z |
| Write Cycle, Continue Burst | Next | X | X | X | H | H | L | Write | X | D |
| Write Cycle, Continue Burst | Next | H | X | X | X | H | L | Write | X | D |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | Read | L | Q |
| Read Cycle, Suspend Burst | Current | X | X | X | H | H | H | Read | H | High-Z |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | Read | L | Q |
| Read Cycle, Suspend Burst | Current | H | X | X | X | H | H | Read | H | High-Z |
| Write Cycle, Suspend Burst | Current | X | X | X | H | H | H | Write | X | D |
| Write Cycle, Suspend Burst | Current | H | X | X | X | H | H | Write | X | D |

PARTIAL TRUTH TABLE

| Function | \overline{GW} | \overline{BWE} | \overline{BWA} | \overline{BWb} | \overline{BWC} | \overline{BWd} |
|-----------------|-----------------|------------------|------------------|------------------|------------------|------------------|
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write Byte 1 | H | L | L | H | H | H |
| Write All Bytes | H | L | L | L | L | L |
| Write All Bytes | L | X | X | X | X | X |

INTERLEAVED BURST ADDRESS TABLE (MODE = V_{DD} or No Connect)

| External Address A1 A0 | 1st Burst Address A1 A0 | 2nd Burst Address A1 A0 | 3rd Burst Address A1 A0 |
|---------------------------|----------------------------|----------------------------|----------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|------------------------------------|---|--------------------------------|------|
| T _{STG} | Storage Temperature | -55 to +150 | °C |
| P _D | Power Dissipation | 1.6 | W |
| I _{OUT} | Output Current (per I/O) | 100 | mA |
| V _{IN} , V _{OUT} | Voltage Relative to V _{SS} for I/O Pins | -0.5 to V _{DDQ} + 0.3 | V |
| V _{IN} | Voltage Relative to V _{SS} for for Address and Control Inputs | -0.5 to V _{DD} + 0.5 | V |
| V _{DD} | Voltage on V _{DD} Supply Relative to V _{SS} | -0.5 to 4.6 | V |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE

| Range | Ambient Temperature | V _{DD} | 3.3V (I/O) V _{DDQ} | 2.5V (I/O) V _{DDQ} |
|------------|---------------------|-----------------|--------------------------------|--------------------------------|
| Industrial | -40°C to +85°C | 3.3V, +10%, -5% | 3.3V, +10%, -5% | 2.5V ± 5% |

DC ELECTRICAL CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | Test Conditions | 2.5V (I/O) | | 3.3V (I/O) | | Unit |
|-----------------|------------------------|--|------------|-----------------------|------------|-----------------------|----------|
| | | | Min. | Max. | Min. | Max. | |
| V _{OH} | Output HIGH Voltage | I _{OH} = -4.0 mA (3.3V) I _{OH} = 1.0 mA (2.5V) | 2.0 | — | 2.4 | — | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 8.0 mA (3.3V) I _{OL} = 1.0 mA (2.5V) | — | 0.4 | — | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 1.7 | V _{DD} + 0.3 | 2.0 | V _{DD} + 0.3 | V |
| V _{IL} | Input LOW Voltage | | | -0.3 | 0.7 | -0.3 | 0.8 V |
| I _{LI} | Input Leakage Current | V _{SS} ≤ V _{IN} ≤ V _{DD} | -5 | 5 | -5 | 5 | μA |
| I _{LO} | Output Leakage Current | V _{SS} ≤ V _{OUT} ≤ V _{DDQ} , OE = V _I | -5 | 5 | -5 | 5 | μA |

POWER SUPPLY CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | Test Conditions | | 8.5 Max. | Unit |
|------------------|-----------------------------|--|------|-------------|------|
| I _{CC} | AC Operating Supply Current | Device Selected, OE = V _{IH} , ZZ ≤ V _{IL} , All Inputs ≤ 0.2V or ≥ V _{DD} - 0.2V, Cycle Time ≥ t _{kc} min. | IND. | 150 | mA |
| I _{SB1} | Standby Current CMOS Input | Device Deselected, V _{DD} = Max., V _{IN} ≤ V _{SS} + 0.2V or ≥ V _{DD} - 0.2V f = 0 | IND. | 75 | mA |
| I _{ZZ} | Sleep Mode | ZZ > V _{IH} | IND. | 35 | mA |

Notes:

- The MODE pin has an internal pullup. This pin may be a No Connect, tied to V_{SS}, or tied to V_{DD}.
- The MODE pin should be tied to V_{DD} or V_{SS}. It exhibits ±10 μA maximum leakage current when tied to ≤ V_{SS} + 0.2V or ≥ V_{DD} - 0.2V.

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 6 | pF |
| C _{OUT} | Input/Output Capacitance | V _{OUT} = 0V | 8 | pF |

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

3.3V I/O AC TEST CONDITIONS

| Parameter | Unit |
|---|---------------------|
| Input Pulse Level | 0V to 3.0V |
| Input Rise and Fall Times | 1.5 ns |
| Input and Output Timing and Reference Level | 1.5V |
| Output Load | See Figures 1 and 2 |

3.3V I/O OUTPUT LOAD EQUIVALENT




Figure 1




Figure 2

2.5V I/O AC TEST CONDITIONS

| Parameter | Unit |
|---|---------------------|
| Input Pulse Level | 0V to 2.5V |
| Input Rise and Fall Times | 1ns |
| Input and Output Timing and Reference Level | 1.25V |
| Output Load | See Figures 3 and 4 |

2.5V I/O OUTPUT LOAD EQUIVALENT




Figure 3




Figure 4


READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | 8.5 | | Unit |
|------------------------------------|---------------------------------|------|------|------|
| | | Min. | Max. | |
| f _{MAX} ⁽³⁾ | Clock Frequency | — | 90 | MHz |
| t _{KC} ⁽³⁾ | Cycle Time | 11 | — | ns |
| t _{KH} | Clock High Time | 4.5 | — | ns |
| t _{KL} ⁽³⁾ | Clock Low Time | 4.5 | — | ns |
| t _{KQ} ⁽³⁾ | Clock Access Time | — | 8.5 | ns |
| t _{KQX} ⁽¹⁾ | Clock High to Output Invalid | 2 | — | ns |
| t _{KQLZ} ^(1,2) | Clock High to Output Low-Z | 0 | — | ns |
| t _{KQHZ} ^(1,2) | Clock High to Output High-Z | 2 | 3.5 | ns |
| t _{OEQ} ⁽³⁾ | Output Enable to Output Valid | — | 4.0 | ns |
| t _{OEQX} ⁽¹⁾ | Output Enable to Output Invalid | | 2 | ns |
| t _{OELZ} ^(1,2) | Output Enable to Output Low-Z | | 0 | ns |
| t _{OEHZ} ^(1,2) | Output Disable to Output High-Z | — | 5.0 | ns |
| t _{AS} ⁽³⁾ | Address Setup Time | 2 | — | ns |
| t _{SS} ⁽³⁾ | Address Status Setup Time | 2 | — | ns |
| t _{WS} ⁽³⁾ | Write Setup Time | 2 | — | ns |
| t _{CES} ⁽³⁾ | Chip Enable Setup Time | 2 | — | ns |
| t _{AVS} ⁽³⁾ | Address Advance Setup Time | 2 | — | ns |
| t _{AH} ⁽³⁾ | Address Hold Time | 1 | — | ns |
| t _{SH} ⁽³⁾ | Address Status Hold Time | 0.5 | — | ns |
| t _{WH} ⁽³⁾ | Write Hold Time | 0.5 | — | ns |
| t _{CEH} ⁽³⁾ | Chip Enable Hold Time | 0.5 | — | ns |
| t _{AVH} ⁽³⁾ | Address Advance Hold Time | 0.5 | — | ns |

Notes:

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.
3. Tested with load in Figure 1.

READ/WRITE CYCLE TIMING




WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)

| Symbol | Parameter | 8.5 | | Unit |
|---------------------------------|----------------------------|------|------|------|
| | | Min. | Max. | |
| t _{CC} ⁽¹⁾ | Cycle Time | 11 | — | ns |
| t _{KH} ⁽¹⁾ | Clock High Time | 4.5 | — | ns |
| t _{KL} ⁽¹⁾ | Clock Low Time | 4.5 | — | ns |
| t _{AS} ⁽¹⁾ | Address Setup Time | 2 | — | ns |
| t _{SS} ⁽¹⁾ | Address Status Setup Time | 2 | — | ns |
| t _{WS} ⁽¹⁾ | Write Setup Time | 2 | — | ns |
| t _{DS} ⁽¹⁾ | Data In Setup Time | 3 | — | ns |
| t _{CES} ⁽¹⁾ | Chip Enable Setup Time | 2 | — | ns |
| t _{AVS} ⁽¹⁾ | Address Advance Setup Time | 2 | — | ns |
| t _{AH} ⁽¹⁾ | Address Hold Time | 1 | — | ns |
| t _{SH} ⁽¹⁾ | Address Status Hold Time | 0.5 | — | ns |
| t _{DH} ⁽¹⁾ | Data In Hold Time | 1 | — | ns |
| t _{WH} ⁽¹⁾ | Write Hold Time | 0.5 | — | ns |
| t _{CEH} ⁽¹⁾ | Chip Enable Hold Time | 0.5 | — | ns |
| t _{AVH} ⁽¹⁾ | Address Advance Hold Time | 0.5 | — | ns |

Notes:

1. Tested with load in Figure 1.


WRITE CYCLE TIMING



SNOOZE MODE ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Conditions | Min. | Max. | Unit |
|-------------------|------------------------------------|----------------------|------|------|-------|
| I _{SB2} | Current during SNOOZE MODE | ZZ ≥ V _{ih} | — | 35 | mA |
| t _{PDS} | ZZ active to input ignored | | — | 2 | cycle |
| t _{PUS} | ZZ inactive to input sampled | | 2 | — | cycle |
| t _{ZZI} | ZZ active to SNOOZE current | | — | 2 | cycle |
| t _{RZZI} | ZZ inactive to exit SNOOZE current | | 0 | — | ns |

SNOOZE MODE TIMING




ORDERING INFORMATION

3.3V I/O OR 2.5V I/O

Industrial Range: -40°C TO +85°C

| Speed (ns) | Order Part No. | Package |
|-------------------|-----------------------|-----------------|
| 8.5 | IS61LF6432A-8.5TQLI | TQFP, Lead-free |
| 8.5 | IS61LF6436A-8.5TQLI | TQFP, Lead-free |

PACKAGE OUTLINE DRAWING



| | | | | | | |
|-------------|-----------------|--|------|---|------|------------|
| ISSI | TITLE | 100L14x20x1 4mm LQFP (Footprint : 2.0 mm) | REV. | F | DATE | 09/01/2009 |
| | Package Outline | | | | | |

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [SRAM](#) category:

Click to view products by [ISSI](#) manufacturer:

Other Similar products are found below :

[CY6116A-35DMB](#) [CY7C1049GN-10VXI](#) [CY7C128A-45DMB](#) [GS8161Z36DD-200I](#) [GS88237CB-200I](#) [RMLV0408EGSB-4S2#AA0](#)
[IDT70V5388S166BG](#) [IS64WV3216BLL-15CTLA3](#) [IS66WVE4M16ECLL-70BLI](#) [PCF8570P](#) [K6F2008V2E-LF70000](#) [K6T4008C1B-GB70](#)
[CY7C1353S-100AXC](#) [AS6C8016-55BIN](#) [AS7C164A-15PCN](#) [515712X](#) [IDT71V67603S133BG](#) [IS62WV51216EBLL-45BLI](#)
[IS63WV1288DBLL-10HLI](#) [IS66WVE2M16ECLL-70BLI](#) [70V639S10BCG](#) [IS66WVE4M16EALL-70BLI](#) [IS62WV6416DBLL-45BLI](#)
[IS61WV102416DBLL-10TLI](#) [CY7C1381KV33-100AXC](#) [CY7C1381KVE33-133AXI](#) [8602501XA](#) [5962-3829425MUA](#) [5962-3829430MUA](#)
[5962-8855206YA](#) [5962-8866201YA](#) [5962-8866204TA](#) [5962-8866206MA](#) [5962-8866208UA](#) [5962-8872502XA](#) [5962-9062007MXA](#) [5962-](#)
[9161705MXA](#) [GS882Z18CD-150I](#) [M38510/28902BVA](#) [8413202RA](#) [5962-9161708MYA](#) [5962-8971203XA](#) [5962-8971202ZA](#) [5962-](#)
[8872501LA](#) [5962-8866208YA](#) [5962-8866205YA](#) [5962-8866205UA](#) [5962-8866203YA](#) [5962-8855202YA](#) [5962-8751309VA](#)