

128K x 8 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH ECC

MARCH 2014

FEATURES

- High-speed access time: 8, 10 ns
- Low Active Power: 85 mW (typical)
- Low Standby Power: 7 mW (typical)
- CMOS standby
- Single power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- Industrial and Automotive temperature support
- Lead-free available
- Error Detection and Error Correction

DESCRIPTION


The *ISSI IS61/64WV1288EEBLL* is a high-speed, 1,048,576-bit static RAMs organized as 131,072 words by 8 bits. It is fabricated using *ISSI's* high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61/64WV1288EEBLL is packaged in the JEDEC standard 32-pin SOJ, TSOP-II, sTSOP-I, and 48-ball BGA (6mmx8mm).

FUNCTIONAL BLOCK DIAGRAM




Copyright © 2014 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

PIN CONFIGURATION


32-Pin SOJ



PIN CONFIGURATION

32-Pin TSOP (Type II) (T)

32-Pin sTSOP (Type I) (H)



PIN DESCRIPTIONS

A0-A16 Address Inputs

CE Chip Enable Input

OE Output Enable Input

WE Write Enable Input


I/O0-I/O7 Bidirectional Ports

V_{DD} Power

GND Ground

PIN CONFIGURATION

48-mini BGA (B) (6 mm x 8 mm)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Parameter | Value | Unit |
|-------------------|--------------------------------------|-------------------------------|------|
| V _{TERM} | Terminal Voltage with Respect to GND | -0.5 to V _{DD} + 0.5 | V |
| V _{DD} | V _{DD} Relates to GND | -0.3 to 4.0 | V |
| T _{STG} | Storage Temperature | -65 to +150 | °C |
| P _T | Power Dissipation | 1.0 | W |

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

| Symbol | Parameter | Conditions | Max. | Unit |
|------------------|--------------------------|-----------------------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0V | 6 | pF |
| C _{I/O} | Input/Output Capacitance | V _{OUT} = 0V | 8 | pF |

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

ERROR DETECTION AND ERROR CORRECTION

- Independent ECC with hamming code for each byte
- Detect and correct one bit error per byte
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)

TRUTH TABLE

| Mode | CE | WE | OE | I/O Operation | V _{DD} Current |
|------------------------------|----|----|----|------------------|-------------------------------------|
| Not Selected (Power-down) | H | X | X | High-Z | I _{Sb1} , I _{Sb2} |
| Output Disabled | L | H | H | High-Z | I _{CC} |
| Read | L | H | L | D _{OUT} | I _{CC} |
| Write | L | L | X | D _{IN} | I _{CC} |

OPERATING RANGE (V_{DD})¹

| Range | Ambient Temperature | IS61WV1288EEBLL | IS64WV1288EEBLL |
|-----------------|---------------------|---------------------------|---------------------------|
| | | V _{DD} (8, 10ns) | V _{DD} (8, 10ns) |
| Industrial | -40°C to +85°C | 2.4V-3.6V | — |
| Automotive (A1) | -40°C to +85°C | — | 2.4V-3.6V (8,10ns) |
| Automotive (A3) | -40°C to +125°C | — | 2.4V-3.6V (10ns) |

Note:

1. Contact SRAM@issi.com for 1.8V option

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)**V_{DD} = 3.3V ± 10%**

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------------|----------------------------------|---|------|-----------------------|------|
| V _{OH} | Output HIGH Voltage | V _{DD} = Min., I _{OH} = -4.0 mA | 2.4 | — | V |
| V _{OL} | Output LOW Voltage | V _{DD} = Min., I _{OL} = 8.0 mA | — | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2 | V _{DD} + 0.3 | V |
| V _{IL} | Input LOW Voltage ⁽¹⁾ | | -0.3 | 0.8 | V |
| I _{LI} | Input Leakage | GND ≤ V _{IN} ≤ V _{DD} | -1 | 1 | µA |
| I _{LO} | Output Leakage | GND ≤ V _{OUT} ≤ V _{DD} , Outputs Disabled | -1 | 1 | µA |

Note:

1. V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -2.0V AC (pulse width < 2 ns). Not 100% tested.
V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 2 ns). Not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)**V_{DD} = 2.4V-3.6V**

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
|-----------------|----------------------------------|---|------|-----------------------|------|
| V _{OH} | Output HIGH Voltage | V _{DD} = Min., I _{OH} = -1.0 mA | 1.8 | — | V |
| V _{OL} | Output LOW Voltage | V _{DD} = Min., I _{OL} = 1.0 mA | — | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.0 | V _{DD} + 0.3 | V |
| V _{IL} | Input LOW Voltage ⁽¹⁾ | | -0.3 | 0.8 | V |
| I _{LI} | Input Leakage | GND ≤ V _{IN} ≤ V _{DD} | -1 | 1 | µA |
| I _{LO} | Output Leakage | GND ≤ V _{OUT} ≤ V _{DD} , Outputs Disabled | -1 | 1 | µA |

Note:

1. V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -2.0V AC (pulse width < 2 ns). Not 100% tested.
V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 2 ns). Not 100% tested.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)



| Symbol | Parameter | Test Conditions | -8 | | -10 | | -20 | | Unit |
|------------------|--|--|---------------------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| I _{CC} | V _{DD} Dynamic Operating Supply Current | V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX} | Com. | — | 25 | — | 20 | — | 15 mA |
| | | | Ind. | — | 30 | — | 25 | — | 20 |
| | | | Auto. | — | — | — | 35 | — | 30 |
| | | | typ. ⁽²⁾ | 15 | | 15 | | | |
| I _{CC1} | Operating Supply Current | V _{DD} = Max., I _{OUT} = 0 mA, f = 0 | Com. | — | 10 | — | 10 | — | 10 mA |
| | | | Ind. | — | 12 | — | 12 | — | 12 |
| | | | Auto. | — | — | — | 15 | — | 15 |
| I _{SB1} | TTL Standby Current (TTL Inputs) | V _{DD} = Max., V _{IN} = V _{IH} or V _{IL} , $\overline{CE} \geq V_{IH}$, f = 0 | Com. | — | 10 | — | 10 | — | 10 mA |
| | | | Ind. | — | 12 | — | 12 | — | 12 |
| | | | Auto. | — | — | — | 20 | — | 20 |
| I _{SB2} | CMOS Standby Current (CMOS Inputs) | V _{DD} = Max., $\overline{CE} \geq V_{DD} - 0.2V$, V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ 0.2V, f = 0 | Com. | — | 3 | — | 3 | — | 3 mA |
| | | | Ind. | — | 4 | — | 4 | — | 4 |
| | | | Auto. | — | — | — | 10 | — | 10 |
| | | | typ. ⁽²⁾ | 1 | | 1 | | | |

Note:

1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
2. Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

AC TEST CONDITIONS

| Parameter | Unit (2.4V-3.6V) |
|--|-------------------------------|
| Input Pulse Level | 0.4V to V _{DD} -0.3V |
| Input Rise and Fall Times | 1V/ ns |
| Input and Output Timing and Reference Level (V _{Ref}) | V _{DD} /2 |
| Output Load | See Figures 1 and 2 |



AC TEST LOADS

Figure 1.

Figure 2.
READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

| Symbol | Parameter | -8 | | -10 | | -20 | | Unit |
|----------------------------------|---------------------|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RC} | Read Cycle Time | 8 | — | 10 | — | 20 | — | ns |
| t _{AA} | Address Access Time | — | 8 | — | 10 | — | 20 | ns |
| t _{TOA} | Output Hold Time | 2.0 | — | 2.0 | — | 2.5 | — | ns |
| t _{ACE} | CE Access Time | — | 8 | — | 10 | — | 20 | ns |
| t _{DOE} | OE Access Time | — | 4.5 | — | 4.5 | — | 8 | ns |
| t _{HZOE} ⁽²⁾ | OE to High-Z Output | — | 3 | — | 4 | — | 8 | ns |
| t _{LZOE} ⁽²⁾ | OE to Low-Z Output | 0 | — | 0 | — | 0 | — | ns |
| t _{HZCE} ⁽²⁾ | CE to High-Z Output | 0 | 3 | 0 | 4 | 0 | 8 | ns |
| t _{LZCE} ⁽²⁾ | CE to Low-Z Output | 3 | — | 3 | — | 3 | — | ns |
| t _{PU} | Power Up Time | 0 | — | 0 | — | 0 | — | ns |
| t _{PD} | Power Down Time | — | 8 | — | 10 | — | 20 | ns |

Notes:

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)READ CYCLE NO. 2^(1,3) (\overline{CE} and \overline{OE} Controlled)

Notes:

1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{OE}, \overline{CE} = V_{IL}$.
3. Address is valid prior to or coincident with \overline{CE} LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)


| Symbol | Parameter | -8 | | -10 | | -20 | | Unit |
|---------------------------------|--|------|------|------|------|------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{WC} | Write Cycle Time | 8 | — | 10 | — | 20 | — | ns |
| t _{SCE} | \overline{CE} to Write End | 6.5 | — | 8 | — | 12 | — | ns |
| t _{AW} | Address Setup Time to Write End | 6.5 | — | 8 | — | 12 | — | ns |
| t _{HA} | Address Hold from Write End | 0 | — | 0 | — | 0 | — | ns |
| t _{SA} | Address Setup Time | 0 | — | 0 | — | 0 | — | ns |
| t _{PWE1} | \overline{WE} Pulse Width | 6.5 | — | 8 | — | 12 | — | ns |
| t _{PWE2} | \overline{WE} Pulse Width ($\overline{OE} = \text{LOW}$) | 8.0 | — | 10 | — | 17 | — | ns |
| t _{SD} | Data Setup to Write End | 5 | — | 6 | — | 9 | — | ns |
| t _{HD} | Data Hold from Write End | 0 | — | 0 | — | 0 | — | ns |
| t _{HZWE⁽²⁾} | \overline{WE} LOW to High-Z Output | — | 3.5 | — | 5 | — | 9 | ns |
| t _{LZWE⁽²⁾} | \overline{WE} HIGH to Low-Z Output | 2 | — | 2 | — | 2 | — | ns |

Notes:


1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of \overline{CE} LOW, and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development

AC WAVEFORMS

WRITE CYCLE NO. 1^(1,2) (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)

WRITE CYCLE NO. 2^(1,2) (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)

Notes:

1. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
2. I/O will assume the High-Z state if $\overline{OE} > V_{IH}$.

WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)



HIGH SPEED

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

| Symbol | Parameter | Test Condition | Options | Min. | Typ. ⁽¹⁾ | Max. | Unit |
|-----------|-----------------------------|--|---------|----------|---------------------|------|------|
| V_{DR} | V_{DD} for Data Retention | See Data Retention Waveform | | 2.0 | — | 3.6 | V |
| I_{DR} | Data Retention Current | $V_{DD} = V_{DR}(\min)$, $\overline{CE} \geq V_{DD} - 0.2V$, | Com. | — | 0.5 | 3 | mA |
| | | $V_{IN} \geq V_{DD} - 0.2V$ or | Ind. | — | — | 4 | |
| | | $V_{IN} \leq 0.2V$ | Auto. | | | 10 | |
| t_{SDR} | Data Retention Setup Time | See Data Retention Waveform | | 0 | — | — | ns |
| t_{RDR} | Recovery Time | See Data Retention Waveform | | t_{RC} | — | — | ns |

Note 1: Typical values are measured at $V_{DD} = V_{DR}(\min)$, $T_A = 25^\circ C$ and not 100% tested.

DATA RETENTION WAVEFORM (\overline{CE} Controlled)



ORDERING INFORMATION (HIGH SPEED)
Industrial Range: -40°C to +85°C

| Speed (ns) | Order Part No. | Package |
|------------|-----------------------|--|
| 8 | IS61WV1288EEBLL-8BI | 48 mini BGA (6mm x 8mm) |
| | IS61WV1288EEBLL-8BLI | 48 mini BGA (6mm x 8mm), Lead-free |
| | IS61WV1288EEBLL-8TI | TSOP (Type II) |
| | IS61WV1288EEBLL-8TLI | TSOP (Type II), Lead-free |
| 10 | IS61WV1288EEBLL-10BI | 48 mini BGA (6mm x 8mm) |
| | IS61WV1288EEBLL-10BLI | 48 mini BGA (6mm x 8mm), Lead-free |
| | IS61WV1288EEBLL-10HLI | sTSOP (Type I) (8mm x 13.4mm), Lead-free |
| | IS61WV1288EEBLL-10TI | TSOP (Type II) |
| | IS61WV1288EEBLL-10TLI | TSOP (Type II), Lead-free |


Automotive A1 Range: -40°C to +85°C

| Speed (ns) | Order Part No. | Package |
|------------|-------------------------|---|
| 8 | IS64WV1288EEBLL-8BA1 | 48 mini BGA (6mm x 8mm) |
| | IS64WV1288EEBLL-8BLA1 | 48 mini BGA (6mm x 8mm), Lead-free |
| | IS64WV1288EEBLL-8CTA1 | TSOP (Type II), Copper Leadframe |
| | IS64WV1288EEBLL-8CTLA1 | TSOP (Type II), Lead-free, Copper Leadframe |
| 10 | IS64WV1288EEBLL-10BA1 | 48 mini BGA (6mm x 8mm) |
| | IS64WV1288EEBLL-10BLA1 | 48 mini BGA (6mm x 8mm), Lead-free |
| | IS64WV1288EEBLL-10CTA1 | TSOP (Type II), Copper Leadframe |
| | IS64WV1288EEBLL-10CTLA1 | TSOP (Type II), Lead-free, Copper Leadframe |


Automotive A3 Range: -40°C to +125°C

| Speed (ns) | Order Part No. | Package |
|------------|-------------------------|---|
| 10 | IS64WV1288EEBLL-10BA3 | 48 mini BGA (6mm x 8mm) |
| | IS64WV1288EEBLL-10BLA3 | 48 mini BGA (6mm x 8mm), Lead-free |
| | IS64WV1288EEBLL-10CTA3 | TSOP (Type II), Copper Leadframe |
| | IS64WV1288EEBLL-10CTLA3 | TSOP (Type II), Lead-free, Copper Leadframe |

| SYMBOL | DIMENSION IN MM | | | DIMENSION IN INCH | | |
|--------|-----------------|-------|-------|-------------------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 3.05 | 3.76 | 0.120 | 0.118 | 0.148 | 0.095 |
| A1 | 2.08 | 2.41 | 0.082 | 0.082 | 0.095 | 0.095 |
| A2 | 2.41 | 2.54 | 2.67 | 0.095 | 0.100 | 0.105 |
| A3 | 0.64 | 1.09 | 0.025 | 0.043 | 0.043 | 0.043 |
| b | 0.41 | 0.51 | 0.016 | 0.020 | 0.016 | 0.020 |
| b2 | 0.66 | 0.81 | 0.026 | 0.032 | 0.026 | 0.032 |
| D | 20.82 | 21.09 | 0.820 | 0.830 | 0.830 | 0.830 |
| E | 8.38 | 8.51 | 8.64 | 0.330 | 0.335 | 0.340 |
| E1 | 7.49 | 7.62 | 7.75 | 0.295 | 0.300 | 0.305 |
| E2 | 6.48 | 6.99 | 0.255 | 0.275 | 0.255 | 0.275 |
| e | 1.27 | BSC. | 0.050 | BSC. | 0.050 | BSC. |
| ZD | 0.95 | REF. | 0.037 | REF. | 0.037 | REF. |



NOTE :

1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b2 DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.




| TITLE | 32L 300mil SOJ Package Outline | REV. | C | DATE | 08/14/2009 |
|-------|-----------------------------------|------|---|------|------------|
| ISSI | | | | | |


| SYMBOL | DIMENSION IN MM | | | DIMENSION IN INCH | | |
|--------|-----------------|-------|-------|-------------------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 3.25 | | 3.76 | 0.128 | | 0.148 |
| A1 | 2.08 | | | 0.082 | | |
| A3 | 0.635 | | | 0.025 | | |
| b | 0.38 | | 0.51 | 0.015 | | 0.020 |
| b2 | 0.66 | 0.71 | 0.81 | 0.026 | 0.028 | 0.032 |
| D | 20.82 | 20.95 | 21.08 | 0.820 | 0.825 | 0.830 |
| E | 11.05 | 11.18 | 11.30 | 0.435 | 0.440 | 0.445 |
| E1 | 10.03 | 10.16 | 10.29 | 0.395 | 0.400 | 0.405 |
| E2 | 9.40 | BSC | | 0.370 | BSC | |
| e | 1.27 | BSC | | 0.050 | BSC | |
| ZD | 0.95 | REF | | 0.037 | REF | |


NOTE :

1. Controlling dimension : mm
2. Dimension D and E1 do not include mold protrusion .
3. Dimension b2 does not include dambar protrusion/intrusion.
4. Formed leads shall be planar with respect to one another within 0.1mm at the seating plane after final test.
5. Reference document : JEDEC SPEC MS-027.




| ISSI | TITLE | 32L 400mil SOJ Package Outline | REV. | E | DATE | 12/19/2007 |
|------|-------|-----------------------------------|------|---|------|------------|
| | | | | | | |




NOTE :

1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

| ISSI | TITLE | 32L 400mil TSOP-2 Package Outline | REV. | E | DATE |
|------|-------|-----------------------------------|------|---|------------|
| | | | | | 06/23/2009 |




| SYMBOL | DIMENSION IN MM | | | DIMENSION IN INCH | | |
|----------|-----------------|------|------|-------------------|-------|-------|
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | | 1.20 | | | 0.047 | |
| A1 | 0.20 | | 0.30 | 0.008 | | 0.012 |
| ϕb | 0.30 | 0.35 | 0.40 | 0.012 | 0.014 | 0.016 |
| D | 7.90 | 8.00 | 8.10 | 0.311 | 0.315 | 0.319 |
| D1 | 5.25 | BSC | | 0.207 | BSC | |
| E | 5.90 | 6.00 | 6.10 | 0.232 | 0.236 | 0.240 |
| E1 | 3.75 | BSC | | 0.148 | BSC | |
| e | 0.75 | BSC, | | 0.030 | BSC, | |
| ZD | 1.375 | REF. | | 0.054 | REF. | |
| ZE | 1.125 | REF. | | 0.044 | REF. | |



NOTE :

1. CONTROLLING DIMENSION : MM.
2. Reference document : JEDEC MO-207



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by ISSI manufacturer:

Other Similar products are found below :

[5962-8855206XA](#) [CY6116A-35DMB](#) [CY7C128A-45DMB](#) [CY7C1461KV33-133AXI](#) [CY7C199-45LMB](#) [GS8161Z36DD-200I](#) [GS88237CB-200I](#) [R1QDA7236ABB-20IB0](#) [RMLV0408EGSB-4S2#AA0](#) [IS64WV3216BLL-15CTLA3](#) [IS66WVE4M16ECLL-70BLI](#) [PCF8570P](#) [K6T4008C1B-GB70](#) [CY7C1353S-100AXC](#) [AS6C8016-55BIN](#) [AS7C164A-15PCN](#) [515712X](#) [IS62WV51216EBLL-45BLI](#) [IS63WV1288DBLL-10HLI](#) [IS66WVE2M16ECLL-70BLI](#) [47L16-E/SN](#) [IS66WVE4M16EALL-70BLI](#) [IS62WV6416DBLL-45BLI](#) [IS61WV102416DBLL-10TLI](#) [CY7C1381KV33-100AXC](#) [CY7C1381KV33-100BZXI](#) [CY7C1373KV33-100AXC](#) [CY7C1381KVE33-133AXI](#) [CY7C4042KV13-933FCXC](#) [8602501XA](#) [5962-3829425MUA](#) [5962-8855206YA](#) [5962-8866201XA](#) [5962-8866201YA](#) [5962-8866204TA](#) [5962-8866206MA](#) [5962-8866207NA](#) [5962-8866208UA](#) [5962-8872502XA](#) [5962-8959836MZA](#) [5962-8959841MZA](#) [5962-9062007MXA](#) [5962-9161705MXA](#) [N08L63W2AB7I](#) [7130LA100PDG](#) [GS81284Z36B-250I](#) [M38510/28902BVA](#) [5962-8971203XA](#) [5962-8971202ZA](#) [5962-8872501LA](#)