

# 32K x 8 LOW POWER CMOS STATIC RAM

#### **FEBRUARY 2020**

#### **FEATURES**

- Access time: 25 ns, 45 ns
- Low active power: 200 mW (typical)
- · Low standby power
  - 150 µW (typical) CMOS standby
  - 15 mW (typical) operating
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Single 5V power supply
- Lead-free available
- Industrial and Automotive temperatures available


#### DESCRIPTION

The *ISSI* IS62C256AL/IS65C256AL is a low power, 32,768 word by 8-bit CMOS static RAM. It is fabricated using *ISSI*'s high-performance, low power CMOS technology.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150  $\mu$ W (typical) at CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Select ( $\overline{CE}$ ) input and an active LOW Output Enable ( $\overline{OE}$ ) input. The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory.

The IS62C256AL/IS65C256AL is pin compatible with other 32Kx8 SRAMs in plastic SOP or TSOP (Type I) package.



Copyright © 2020 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances


#### FUNCTIONAL BLOCK DIAGRAM



# PIN CONFIGURATION 28-Pin SOP

A14 [	1	28 VDD
A12	2	27 🗌 👿 🖻
A7 [	3	26 🗌 A13
A6 🗌	4	25 🗌 A8
A5 🗌	5	24 🗌 A9
A4 [	6	23 🗍 A11
A3 [	7	22 🗍 🖸
A2 [	8	21 🗌 A10
A1 [	9	20 🗌 🔁
A0 [	10	19 🗌 I/O7
I/O0 [	11	18 🗌 I/O6
I/O1 [	12	17 🗌 I/O5
I/O2 [	13	16 🗌 I/O4
GND	14	15 🛛 I/O3

# PIN CONFIGURATION 28-Pin TSOP



#### **PIN DESCRIPTIONS**

A0-A14	Address Inputs
CE	Chip Select Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/0	7 Input/Output
Vdd	Power
GND	Ground

#### TRUTH TABLE

Mode	WE	CE	ŌĒ	I/O Operation	VDD Current
Not Selected (Power-down)	Х	Н	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	High-Z	lcc1, lcc2
Read	Н	L	L	Dout	lcc1, lcc2
Write	L	Ĺ	Х	Din	lcc1, lcc2

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	0.5	W
Ιουτ	DC Output Current (LOW)	20	mA

#### Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



#### **OPERATING RANGE**

Part No.	Range	Ambient Temperature	Vdd						
IS62C256AL	Commercial	0°C to +70°C	5V ± 10%						
IS62C256AL	Industrial	–40°C to +85°C	5V ± 10%						
IS65C256AL	Automotive	–40°C to +125°C	5V ± 10%						

#### **DC ELECTRICAL CHARACTERISTICS**

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	VDD = Min., IOH = -1.0 mA		2.4		V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 2.1 mA$			0.4	V
VIH	Input HIGH Voltage			2.2	VDD + 0.5	V
VIL	Input LOW Voltage <sup>(1)</sup>			-0.3	0.8	V
lu	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	Com.	-1	1	μA
			Ind.	-2	2	
			Auto.	-10	10	
ILO	Output Leakage	$GND \leq VOUT \leq VDD,$	Com.	-1	1	μA
		Outputs Disabled	Ind.	-2	2	
		-	Auto.	-10	10	

**Note:** 1.  $V_{IL} = -3.0V$  for pulse width less than 10 ns.



Unit

mΑ

mΑ

μA

μA

100

120

150

15

20

50

5

12

\_

\_

				-25	ns	-45	ns
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.
Icc1	VDD Operating	$V_{DD} = Max., \overline{CE} = V_{IL}$	Com.	_	15	_	15
Supply Current	louτ = 0 mA, f = 0	Ind.	_	20	_	20	
			Auto.	—	25	—	25
Icc2	VDD Dynamic Operating	$V$ DD = Max., $\overline{CE}$ = VIL	Com.	_	25	_	20
Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	30	_	25	
			Auto.	_	35	_	30

 $V_{DD} = Max.,$ 

VIN = VIH or VIL

 $\overline{CE} \ge V_{IH}, f = 0$ 

 $\overline{CE} \ge V_{DD} - 0.2V$ ,

 $V\text{in} \leq 0.2 V, \ f=0$ 

 $V_{IN} \ge V_{DD} - 0.2V$ , or

VDD = Max..

typ. (2)

Com.

Ind.

Auto.

Com.

Ind.

Auto.

typ. (2)

15

100

120

150

15

20

50

5

#### **POWER SUPPLY CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

#### Note:

**I**SB1

ISB2

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at VDD = 5.0V, TA = 25°C and not 100% tested.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF
Соит	Output Capacitance	Vout = 0V	10	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 5.0V$ .

TTL Standby Current

Current (CMOS Inputs)

(TTL Inputs)

CMOS Standby



#### **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

		-25	ns	-45 r	າຣ	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	25		45		ns
taa	Address Access Time		25	_	45	ns
tона	Output Hold Time	2	_	2	_	ns
tacs	CE Access Time		25	_	45	ns
<b>t</b> DOE	OE Access Time		13	_	25	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	0	12	0	20	ns
tLZCS <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns
tHZCS <sup>(2)</sup>	CE to High-Z Output	0	12	0	20	ns
tPU <sup>(3)</sup>	CE to Power-Up	0	_	0	—	ns
<b>t</b> PD <sup>(3)</sup>	CE to Power-Down		20	—	30	ns

#### Notes:


1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1. 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. Not 100% tested.

#### **ACTEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2


#### AC TEST LOADS






### **AC WAVEFORMS**

#### **READ CYCLE NO. 1<sup>(1,2)</sup>**



#### **READ CYCLE NO. 2(1,3)**



- Notes: 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\text{CE}}$  LOW transitions.



#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)

• • •		-25	-	-45	-	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	25		45	_	ns
tscs	CE to Write End	15		35	_	ns
taw	Address Setup Time to Write End	15		25	_	ns
tна	Address Hold from Write End	0		0	_	ns
<b>t</b> sa	Address Setup Time	0		0	_	ns
tPWE <sup>(4)</sup>	WE Pulse Width	15		25	_	ns
<b>t</b> sd	Data Setup to Write End	12		20	_	ns
tнd	Data Hold from Write End	0		0	_	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output		8		20	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	0		0		ns

#### Notes:


1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. 4. Tested with OE HIGH.

#### **AC WAVEFORMS**


#### WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)




### IS65C256AL IS62C256AL AC WAVEFORMS



#### WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



#### WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- 2. I/O will assume the High-Z state if  $\overline{OE} = V_{IH}$ .




#### DATA RETENTION SWITCHING CHARACTERISTICS

Parameter	Test Condition		Min.	Тур.	Max.	Unit
VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
Data Retention Current	$ \begin{array}{l} V_{DD} = 2.0V, \ \overline{CE} \geq V_{DD} - 0.2V \\ V_{IN} \geq V_{DD} - 0.2V, \ or \ V_{IN} \leq V_{SS} + 0.2V \end{array} $	Com. Ind.	_	_	15 20	μA
		Auto.	—	_	50	
Data Retention Setup Time	See Data Retention Waveform		0		_	ns
Recovery Time	See Data Retention Waveform		trc		—	ns
	VDD for Data Retention Data Retention Current Data Retention Setup Time	VDD for Data RetentionSee Data Retention WaveformData Retention Current $V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$ $V_{IN} \ge V_{DD} - 0.2V, \text{ or } V_{IN} \le V_{SS} + 0.2V$ Data Retention Setup TimeSee Data Retention Waveform	VDD for Data RetentionSee Data Retention WaveformData Retention Current $V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$ $V_{IN} \ge V_{DD} - 0.2V, or V_{IN} \le V_{SS} + 0.2V$ Com. Ind. Auto.Data Retention Setup TimeSee Data Retention Waveform	VDD for Data RetentionSee Data Retention Waveform2.0Data Retention Current $V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$ $V_{IN} \ge V_{DD} - 0.2V, or V_{IN} \le V_{SS} + 0.2V$ ComData Retention Setup TimeSee Data Retention Waveform0	VDD for Data RetentionSee Data Retention Waveform2.0Data Retention Current $V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$ $V_{IN} \ge V_{DD} - 0.2V, or V_{IN} \le V_{SS} + 0.2V$ ComIndAutoData Retention Setup TimeSee Data Retention Waveform0	VDD for Data RetentionSee Data Retention Waveform2.05.5Data Retention Current $V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$ $V_{IN} \ge V_{DD} - 0.2V, \text{ or } V_{IN} \le V_{SS} + 0.2V$ Com15Data Retention Setup TimeSee Data Retention WaveformO50

Note:

1. Typical Values are measured at  $V_{DD} = 5V$ , TA = 25°C and not 100% tested.

### DATA RETENTION WAVEFORM (CE Controlled)





### **ORDERING INFORMATION**

#### Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
45	IS62C256AL-45TL	TSOP, Lead-free
	IS62C256AL-45UL	Plastic SOP, Lead-free

#### ORDERING INFORMATION

#### Industrial Range: –40°C to +85°C


Speed (ns)	Order Part No.	Package
25	IS62C256AL-25ULI	Plastic SOP, Lead-free
45	IS62C256AL-45TLI IS62C256AL-45ULI	TSOP, Lead-free Plastic SOP, Lead-free

#### **ORDERING INFORMATION**

#### Automotive Range: –40°C to +125°C

Speed (ns)	Order Part No.	Package
25	IS65C256AL-25TLA3	TSOP, Lead-free
	IS65C256AL-25ULA3	Plastic SOP, Lead-free
45	IS65C256AL-45TLA3	TSOP, Lead-free
	IS65C256AL-45ULA3	Plastic SOP, Lead-free






DIMENSION IN INCH

DIMENSION IN MM

SYMBOL

DETAIL

П



ZD

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by ISSI manufacturer:

Other Similar products are found below :

CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0 IDT70V5388S166BG IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33-133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA 5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866208UA 5962-8872502XA 5962-9062007MXA 5962-9161705MXA GS882Z18CD-150I M38510/28902BVA 8413202RA 5962-9161708MYA 5962-8971203XA 5962-8971202ZA 5962-8872501LA 5962-8866208YA 5962-8866205YA 5962-8866205UA 5962-8866203YA 5962-8855202YA 5962-8751309VA 5962-8687519XA