

1M x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

MAY 2009

FEATURES

- High-speed access time: 45ns, 55ns
- CMOS low power operation
 - 30 mW (typical) operating
 - 12 μ W (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
 - 1.65V--2.2V V_{DD} (62/65WV10248DALL)
 - 2.4V-3.6V V_{DD} (62/65WV10248DBLL)
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- Automotive temperature (-40°C to +125°C)
- Lead-free available

DESCRIPTION


The *ISSI* IS62WV10248DALL/ IS62WV10248DBLL are high-speed, 8M bit static RAMs organized as 1M words by 8 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{CS1}$ is HIGH (deselected) or when CS2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.



Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS62WV10248DALL and IS62WV10248DBLL are packaged in the JEDEC standard 48-pin mini BGA (9mm x 11mm) and 44-Pin TSOP (TYPE II).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. *ISSI* reserves the right to make changes to this specification and its products at any time without notice. *ISSI* assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PIN CONFIGURATION (1M x 8 Low Power)
48-pin mini BGA (B) (9mm x 11mm)

44-pin TSOP (Type II)

PIN DESCRIPTIONS

A0-A19	Address Inputs
CS1	Chip Enable 1 Input
CS2	Chip Enable 2 Input
OE	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
NC	No Connection
VDD	Power
GND	Ground

TRUTH TABLE

Mode	WE	CS1	CS2	OE	I/O Operation	V_{DD} Current
Not Selected (Power-down)	X	H	X	X	High-Z	I _{SB1} , I _{SB2}
	X	X	L	X	High-Z	I _{SB1} , I _{SB2}
Output Disabled	H	L	H	H	High-Z	I _{cc}
Read	H	L	H	L	D _{OUT}	I _{cc}
Write	L	L	H	X	D _{IN}	I _{cc}

OPERATING RANGE (V_{DD})

Range	Ambient Temperature	1.65V - 2.2V	2.4V - 3.6V
Commercial	0°C to +70°C	IS62WV10248DALL (55ns)	IS62WV10248DBLL (55ns)*
Industrial	-40°C to +85°C	IS62WV10248DALL (55ns)	IS62WV10248DBLL (55ns)*
Automotive	-40°C to +125°C	IS65WV10248DALL (70ns)	IS65WV10248DBLL (55ns)

*When operated in the range for 3.3V ± 5% or when operated in the temperature range of 0°C to 70°C, the device meets 45ns.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.0V.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.2 to V _{DD} +0.3	V
T _{BIAS}	Temperature Under Bias	-40 to +125	°C
V _{DD}	V _{DD} Related to GND	-0.2 to +3.8	V
T _{TSG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	V_{DD}	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	1.65-2.2V	1.4	—	V
		I _{OH} = -1 mA	2.4-3.6V	1.8	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	1.65-2.2V	—	0.2	V
		I _{OL} = 1 mA	2.4-3.6V	—	0.4	V
V _{IH}	Input HIGH Voltage		1.65-2.2V	1.4	V _{DD} + 0.2	V
			2.4-3.6V	2.0	V _{DD} + 0.3	V
V _{IL⁽¹⁾}	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
			2.4-3.6V	-0.2	0.8	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{DD}		-1	1	µA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{DD} , Outputs Disabled		-1	1	µA



Notes:

1. V_{IL} (min.) = -0.3V DC; V_{IL} (min) = -2.0V AC (pulse width < 10ns). Not 100% tested.
V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max) = V_{DD} + 2.0V AC (pulse width < 10ns). Not 100% tested.

AC TEST CONDITIONS

Parameter	62WV10248DALL (Unit)	62WV10248DBLL (Unit)
Input Pulse Level	0.4V to V _{DD} -0.2	0.4V to V _{DD} -0.3V
Input Rise and Fall Times	5 ns	5ns
Input and Output Timing and Reference Level	V _{REF}	V _{REF}
Output Load	See Figures 1 and 2	See Figures 1 and 2

	62WV10248DALL (1.65V - 2.2V)	62WV10248DBLL (2.4V - 3.6V)
R1(Ω)	3070	1029
R2(Ω)	3150	1728
V _{REF}	0.9V	1.5V
V _{TM}	1.8V	3.0V

AC TEST LOADS

Figure 1

Figure 2

1.65V-2.2V, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max.	Max.	Unit
				55	70	
Icc	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX}	Com.	20	20	mA
			Ind.	25	25	
			Auto.	—	35	
			typ. ⁽¹⁾	10		
Icc1	Operating Supply Current	V _{DD} = Max., CS1 = 0.2V	Com.	4	4	mA
		WE = V _{DD} – 0.2V	Ind.	4	4	
		CS2 = V _{DD} – 0.2V, f = 1MHz	AUTO.	—	4	
IsB2	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max., CS1 ≥ V _{DD} – 0.2V, CS2 ≤ 0.2V, VIN ≥ V _{DD} – 0.2V, or VIN ≤ 0.2V, f = 0	Com.	20	20	µA
			Ind.	40	40	
			Auto.	—	90	
			typ. ⁽¹⁾	4		

Note:

1. Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

2.4V-3.6V, POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		Max.	Max.	Unit
				45	55	
I _{CC}	V _{DD} Dynamic Operating Supply Current	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX}	Com.	20	17	mA
			Ind.	25	22	
			Auto.	—	35	
			typ. ⁽²⁾	—	10	
I _{CC1}	Operating Supply Current	V _{DD} = Max., CS1 = 0.2V	Com.	5	5	mA
		WE = V _{DD} – 0.2V	Ind.	5	5	
		CS2 = V _{DD} – 0.2V, f = 1MHz	Auto.	—	5	
I _{SB2}	CMOS Standby Current (CMOS Inputs)	V _{DD} = Max., CS1 ≥ V _{DD} – 0.2V, CS2 ≤ 0.2V, VIN ≥ V _{DD} – 0.2V, or VIN ≤ 0.2V, f = 0	Com.	20	20	μA
			Ind.	40	40	
			Auto.	—	110	
			typ. ⁽²⁾	—	4	

Note:


1. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
2. Typical values are measured at V_{DD} = 3.0V, TA = 25°C and not 100% tested.


READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	45 ns		55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	45	—	55	—	70	—	ns
t _{AA}	Address Access Time	—	45	—	55	—	70	ns
t _{TOHA}	Output Hold Time	10	—	10	—	10	—	ns
t _{TACS1/TACS2}	$\overline{\text{CS1}}/\text{CS2}$ Access Time	—	45	—	55	—	70	ns
t _{DOE}	$\overline{\text{OE}}$ Access Time	—	20	—	25	—	35	ns
t _{HZOE⁽²⁾}	$\overline{\text{OE}}$ to High-Z Output	—	15	—	20	—	25	ns
t _{LZOE⁽²⁾}	$\overline{\text{OE}}$ to Low-Z Output	5	—	5	—	5	—	ns
t _{HZCS1/THZCS2⁽²⁾}	$\overline{\text{CS1}}/\text{CS2}$ to High-Z Output	0	15	0	20	0	25	ns
t _{LZCS1/LZCS2⁽²⁾}	$\overline{\text{CS1}}/\text{CS2}$ to Low-Z Output	10	—	10	—	10	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to V_{DD}-0.2V/0.4V to V_{DD}-0.3V and output loading specified in Figure 1.
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS
READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{\text{CS1}} = \overline{\text{OE}} = V_{IL}$, CS2 = $\overline{\text{WE}} = V_{IH}$)


AC WAVEFORMS**READ CYCLE NO. 2^(1,3)** ($\overline{\text{CS1}}$, CS2, $\overline{\text{OE}}$ Controlled)**Notes:**


1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CS1}} = \text{V}_{\text{IL}}$. $\text{CS2} = \overline{\text{WE}} = \text{V}_{\text{IH}}$.
3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW and CS2 HIGH transition.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

Symbol	Parameter	45ns		55 ns		70 ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	45	—	55	—	70	—	ns
t _{SCS1} /t _{SCS2}	CS1/CS2 to Write End	35	—	45	—	60	—	ns
t _{AW}	Address Setup Time to Write End	35	—	45	—	60	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	ns
t _{PWE} ⁽⁴⁾	WE Pulse Width	35	—	40	—	50	—	ns
t _{SD}	Data Setup to Write End	20	—	25	—	30	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	ns
t _{HZWE} ⁽³⁾	WE LOW to High-Z Output	—	20	—	20	—	30	ns
t _{LZWE} ⁽³⁾	WE HIGH to Low-Z Output	5	—	5	—	5	—	ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to V_{DD}-0.2V/0.4V to V_{DD}-0.3V and output loading specified in Figure 1.
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.
4. t_{PWE} > t_{HZWE} + t_{SD} when OE is LOW.



AC WAVEFORMS
WRITE CYCLE NO. 1 (CS1/CS2 Controlled, OE = HIGH or LOW)


WRITE CYCLE NO. 2 (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V - 3.6V)

Symbol	Parameter	Test Condition		Min.	Typ.*	Max.	Unit
V_{DR}	V_{DD} for Data Retention	See Data Retention Waveform		1.4	3.6	3.6	V
I_{DR}	Data Retention Current	$V_{DD} = 1.4V, \overline{CS1} \geq V_{DD} - 0.2V$	Com.	—	4	20	μA
			Ind.	—	40	40	μA
			Auto.	—	95	95	μA
t_{SDR}	Data Retention Setup Time	See Data Retention Waveform		0	—	—	ns
t_{RDR}	Recovery Time	See Data Retention Waveform		t_{RC}	—	—	ns

* Typical Values are measured at $V_{DD} = 3V$, $TA = 25^\circ C$ and not 100% tested.

DATA RETENTION WAVEFORM ($\overline{CS1}$ Controlled)

DATA RETENTION WAVEFORM (CS2 Controlled)


IS62WV10248DALL/BLL, IS65WV10248DALL/BLL

ORDERING INFORMATION

IS62WV10248DALL (1.65V - 2.2V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV10248DALL-55TI	TSOP-II
	IS62WV10248DALL-55TLI	TSOP-II, Lead-free
	IS62WV10248DALL-55MI	mini BGA (9mmx11mm)
	IS62WV10248DALL-55MLI	mini BGA (9mmx11mm), Lead-free

IS62WV10248DBLL (2.4V - 3.6V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55*	IS62WV10248DBLL-55TI	TSOP-II
	IS62WV10248DBLL-55TLI	TSOP-II, Lead-free
	IS62WV10248DBLL-55MI	mini BGA (9mmx11mm)
	IS62WV10248DBLL-55MLI	mini BGA (9mmx11mm), Lead-free


*When operated in the range for 3.3V ± 5% or when operated in the temperature range of 0°C to 70°C, the device meets 45ns.

IS65WV10248DBLL (2.4V - 3.6V)

Industrial Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65WV10248DBLL-55CTLA3	TSOP-II, Lead-free, Copper Lead-frame

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	1.00		1.20	0.039		0.047
A1	0.05		0.15	0.002		0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30		0.45	0.012		0.018
D	18.28	18.41	18.54	0.7200	0.7250	0.730
E	11.56	11.76	11.96	0.4550	0.4630	0.471
E1	10.03	10.16	10.29	0.3950	0.4000	0.405
e	0.80	BSC.	0.031	BSC.		
L	0.40		0.69	0.016		0.027
L1	0.25	BSC.	0.010	BSC.		
ZD	0.805	REF.	0.032	REF.		
Θ	0		8°	0		8°

**NOTE:**


1. CONTROLLING DIMENSION : MM
2. DIMENSION D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

ISSI	TITLE	44L 400mil TSOP-2	REV.	F	DATE	06/04/2008
-------------	--------------	--------------------------	-------------	----------	-------------	-------------------

SYM.	DIMENSION (mm)			DIMENSION (INCH)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.20	—	—	0.047
A1	0.20	—	0.30	0.008	—	0.012
b	0.30	0.35	0.40	0.012	0.014	0.016
D	10.90	11.00	11.10	0.429	0.433	0.437
D1	5.25	BSC	—	0.207	BSC	—
E	8.90	9.00	9.10	0.350	0.354	0.358
E1	3.75	BSC	—	0.148	BSC	—
E2	0.75	BSC	—	0.030	BSC	—

NOTE :

1. CONTROLLING DIMENSION : MM.
 2. Reference document : JEDEC MO-207



ISSI	TITLE	48L 9x11mm TF-BGA Package Outline	REV.	B	DATE	08/21/2008
------	-------	--------------------------------------	------	---	------	------------

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by ISSI manufacturer:

Other Similar products are found below :

[CY6116A-35DMB](#) [CY7C1049GN-10VXI](#) [CY7C128A-45DMB](#) [GS8161Z36DD-200I](#) [GS88237CB-200I](#) [RMLV0408EGSB-4S2#AA0](#)
[IDT70V5388S166BG](#) [IS64WV3216BLL-15CTLA3](#) [IS66WVE4M16ECLL-70BLI](#) [PCF8570P](#) [K6F2008V2E-LF70000](#) [K6T4008C1B-GB70](#)
[CY7C1353S-100AXC](#) [AS6C8016-55BIN](#) [AS7C164A-15PCN](#) [515712X](#) [IDT71V67603S133BG](#) [IS62WV51216EBLL-45BLI](#)
[IS63WV1288DBLL-10HLI](#) [IS66WVE2M16ECLL-70BLI](#) [IS66WVE4M16EALL-70BLI](#) [IS62WV6416DBLL-45BLI](#) [IS61WV102416DBLL-](#)
[10TLI](#) [CY7C1381KV33-100AXC](#) [CY7C1381KVE33-133AXI](#) [8602501XA](#) [5962-3829425MUA](#) [5962-3829430MUA](#) [5962-8855206YA](#)
[5962-8866201YA](#) [5962-8866204TA](#) [5962-8866206MA](#) [5962-8866208UA](#) [5962-8872502XA](#) [5962-9062007MXA](#) [5962-9161705MXA](#)
[GS882Z18CD-150I](#) [M38510/28902BVA](#) [8413202RA](#) [5962-9161708MYA](#) [5962-8971203XA](#) [5962-8971202ZA](#) [5962-8872501LA](#) [5962-8866208YA](#) [5962-8866205YA](#) [5962-8866205UA](#) [5962-8866203YA](#) [5962-8855202YA](#) [5962-8751309VA](#) [5962-8687519XA](#)