

512K x 16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

OCTOBER 2009

FEATURES

- High-speed access times: 8, 10, 20 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE and OE options
- CE power-down
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single power supply VDD 1.65V to 2.2V (IS61WV51216ALL) speed = 20ns for VDD 1.65V to 2.2V VDD 2.4V to 3.6V (IS61/64WV51216BLL) speed = 10ns for VDD 2.4V to 3.6V speed = 8ns for VDD 3.3V + 5%
- Packages available:
 - 48-ball miniBGA (9mm x 11mm)
 - 44-pin TSOP (Type II)
- Industrial and Automotive Temperature Support
- Lead-free available
- · Data control for upper and lower bytes

FUNCTIONAL BLOCK DIAGRAM


DESCRIPTION

The *ISSI* IS61WV51216ALL/BLL and IS64WV51216BLL are high-speed, 8M-bit static RAMs organized as 512K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When \overline{CE} is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.


The device is packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (9mm x 11mm).



Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



48-pin mini BGA (9mmx11mm)



PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
VDD	Power
GND	Ground



PIN CONFIGURATIONS

44-Pin TSOP (Type II)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	44 A17 43 A16 42 A15 41 OE 40 UB 39 LB 1/015 37 I/014 36 I/013 35 I/012 34 GND 32 I/011 31 I/010 30 I/09 29 I/08 28 A18
I/O5 🔲 14	
WE [] 17	28 🔲 A18
A5 🔲 18	27 🔲 A14
A6 🔲 19	26 🔲 A13
A7 🗖 20	25 🔲 A12
A8 🔲 21	24 🔲 A11
A9 🔲 22	23 🗖 A10

PIN DESCRIPTIONS

A0-A18	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
VDD	Power
GND	Ground



TRUTH TABLE

						I/O	PIN	
Mode	WE	ĈĒ	ŌĒ	LB	UB	I/00-I/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L	H X	X H	X H	High-Z High-Z	High-Z High-Z	lcc
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Dout Dout	Icc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	Icc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to VDD + 0.5	V
Vdd	VDD Relates to GND	-0.3 to 4.0	V
Tstg	StorageTemperature	-65 to +150	°C
Рт	PowerDissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	6	pF	
Cı/o	Input/Output Capacitance	Vout = 0V	8	pF	

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.



OPERATING RANGE (VDD) (IS61WV51216ALL)

		-	
Range	Ambient Temperature	Vdd (20 ns)	
Commercial	0°C to +70°C	1.65V-2.2V	
Industrial	-40°C to +85°C	1.65V-2.2V	
Automotive	-40°C to +125°C	1.65V-2.2V	
Automotive	-40°C to +125°C	1.65V-2.2V	

OPERATING RANGE (VDD) (IS61WV51216BLL)⁽¹⁾

Range	Ambient Temperature	Vdd (8 n s)	Vdd (10 ns)
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V

Note:

1. When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of $3.3V \pm 5\%$, the device meets 8ns.

OPERATING RANGE (VDD) (IS64WV51216BLL)

Range	Ambient Temperature	Vdd (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

VDD = 3.3V <u>+</u> 5%

Symbol	Parameter	TestConditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 8.0 \text{ mA}$	_	0.4	V
Vih	Input HIGH Voltage		2	Vdd + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
ILI	Input Leakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$	-1	1	μA
Ilo	Output Leakage	$GND \le V_{OUT} \le V_{DD}$, Outputs Disabled	-1	1	μA

Note:

1. V_{IL} (min.)=-0.3V DC; V_{IL} (min.)=-2.0V AC (pulse width < 10 ns). Not 100% tested.

VIH (max.)=VDD+0.3VDC; VIH (max.)=VDD+2.0VAC (pulse width < 10 ns). Not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vdd = Min., Iон = -1.0 mA	1.8	—	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 1.0 mA$		0.4	V
VIH	Input HIGH Voltage		2.0	VDD + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
L	InputLeakage	$GND \leq VIN \leq VDD$	-1	1	μA
Ilo	OutputLeakage	$GND \le V_{OUT} \le V_{DD}$, Outputs Disabled	-1	1	μA

Note:

1. V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested.

Vih (max.) = VDD + 0.3V DC; Vih (max.) = VDD + 2.0V AC (pulse width < 10 ns). Not 100% tested.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

VDD = 1.65V-2.2V

Symbol	Parameter	Test Conditions	VDD	Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -0.1 mA	1.65-2.2V	1.4	_	V
Vol	Output LOW Voltage	lo∟ = 0.1 mA	1.65-2.2V		0.2	V
Viн	Input HIGH Voltage		1.65-2.2V	1.4	VDD + 0.2	V
VIL ⁽¹⁾	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
Iu	InputLeakage	$GND \leq V \text{In} \leq V \text{dd}$		-1	1	μA
Ilo	Output Leakage	$GND \leq VOUT \leq VDD, O$	utputs Disabled	-1	1	μA

Notes:

1. VIL (min.) = −0.3V DC; VIL (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested.


VIH (max.) = VDD + 0.3V DC; VIH (max.) = VDD + 2.0V AC (pulse width < 10 ns). Not 100% tested.



AC TEST CONDITIONS (HIGH SPEED)

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 5%)	Unit (1.65V-2.2V)
Input Pulse Level	0.4V to VDD-0.3V	0.4V to VDD-0.3V	0.4V to VDD-0.2V
Input Rise and Fall Times	1.5ns	1.5ns	1.5ns
Input and Output Timing and Reference Level (V _{Ref})	Vdd/2	VDD/2 + 0.05	Vdd/2
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2

AC TEST LOADS





POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	8	-1	0	-2	0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	VDD Dynamic Operating	VDD = Max.,	Com.	_	110	_	90	_	50	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	115	_	95	_	60	
			Auto.	_	_	_	140	_	100	
			typ. ⁽²⁾			60)			
lcc1	Operating	VDD = Max.,	Com.	_	85	_	85	_	45	mA
	Supply Current	louτ = 0 mA, f = 0	Ind.	_	90	_	90	_	55	
			Auto.	—	—	—	110	—	90	
ISB1	TTL Standby Current	VDD = Max.,	Com.	_	30	_	30	_	30	mA
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	35	_	35	_	35	
		$\overline{\textbf{CE}} \geq V_{\text{IH}}, f = 0$	Auto.	—	—	—	70	—	70	
ISB2	CMOS Standby	VDD = Max.,	Com.	_	20	_	20	_	15	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	25	_	25	_	20	
	. ,	$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.	_	_	_	60	_	60	
		$V_{IN} \leq 0.2V, f = 0$	typ.(2)			4				

Note:

1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

2. Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$ and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-	8	-1	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t RC	ReadCycleTime	8		10		ns
taa	Address Access Time	_	8	_	10	ns
tона	Output Hold Time	2.5		2.5		ns
t ACE	CE Access Time	—	8	_	10	ns
t DOE	OE Access Time	_	5.5	—	6.5	ns
thzoe ⁽²⁾	OE to High-ZOutput	_	3	_	4	ns
tlzoe ⁽²⁾	OE to Low-ZOutput	0	_	0	_	ns
tHZCE ⁽²	CE to High-ZOutput	0	3	0	4	ns
tLZCE ⁽²⁾	CE to Low-ZOutput	3		3	—	ns
t BA	LB, UB Access Time	_	5.5	_	6.5	ns
t _{HZB} ⁽²⁾	LB, UB to High-ZOutput	0	3	0	3	ns
tlzb ⁽²⁾	LB, UB to Low-ZOutput	0	_	0	_	ns
t PU	PowerUpTime	0	_	0	_	ns
t PD	Power Down Time	_	8	_	10	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

	-20 ns				
Symbol	Parameter	Min.	Max.	Unit	
trc	Read Cycle Time	20	_	ns	
taa	Address Access Time	_	20	ns	
toha	Output Hold Time	2.5	_	ns	
t ACE	CE Access Time	_	20	ns	
t DOE	OE Access Time	_	8	ns	
thzoe ⁽²⁾	OE to High-Z Output	0	8	ns	
tlzoe ⁽²⁾	OE to Low-Z Output	0	—	ns	
tHZCE ⁽²	CE to High-Z Output	0	8	ns	
tlzce ⁽²⁾	CE to Low-Z Output	3	_	ns	
tва	LB, UB Access Time	_	8	ns	
t HZB	LB, UB to High-Z Output	0	8	ns	
t LZB	LB , UB to Low-Z Output	0	_	ns	

Notes:


1. Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. Not 100% tested.



READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$)



READ CYCLE NO. 2^(1,3) (CE and OE Controlled)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$. 3. Address is valid prior to or coincident with \overline{CE} LOW transitions.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

		-	3	-10	0	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
t SCE	CE to Write End	6.5	_	8	_	ns
taw	Address Setup Time to Write End	6.5	—	8	—	ns
tha	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
t PWB	LB, UB Valid to End of Write	6.5	_	8	_	ns
tpwe1	WE Pulse Width	6.5	_	8	_	ns
tPWE2	\overline{WE} Pulse Width (\overline{OE} = LOW)	8.0	_	10	_	ns
tsd	Data Setup to Write End	5	_	6	_	ns
thd	Data Hold from Write End	0	_	0	_	ns
tHZWE ⁽²⁾	WELOW to High-ZOutput	_	3.5	_	5	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	2	_	2	_	ns

Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

Symbol	Parameter	-2 Min.	0 ns Max.	Unit
twc	Write Cycle Time	20		ns
t SCE	CE to Write End	12		ns
taw	Address Setup Time to Write End	12	_	ns
tha	Address Hold from Write End	0	_	ns
t sa	Address Setup Time	0	_	ns
t PWB	IB , UB Valid to End of Write	12		ns
tpwe1	WE Pulse Width (OE = HIGH)	12	_	ns
tpwe2	\overline{WE} Pulse Width (\overline{OE} = LOW)	17	_	ns
tsd	Data Setup to Write End	9	_	ns
thd	Data Hold from Write End	0	_	ns
tHZWE ⁽³⁾	WE LOW to High-Z Output	_	9	ns
tlzwe ⁽³⁾	WE HIGH to Low-Z Output	3	_	ns

Notes:


1. Test conditions for IS61WV51216ALL/BLL assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



WRITE CYCLE NO. $1^{(1,2)}$ (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)









WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)









Notes:

1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$, \overline{UB} and/or $\overline{LB} = LOW$, and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tha, tsp, and the timing is referenced to the rising or falling edge of the signal that terminates the Write.


- 2. Tested with \overline{OE} HIGH for a minimum of 4 ns before \overline{WE} = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	3.6	V
I DR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Ind. Auto.		20 50	mA
t SDR	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
t RDR	Recovery Time	See Data Retention Waveform		trc	—	ns

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8 ¹)	IS61WV51216BLL-10MI	48 mini BGA (9mm x 11mm)
	IS61WV51216BLL-10MLI	48 mini BGA (9mm x 11mm), Lead-free
	IS61WV51216BLL-10TI	TSOP (Type II)
	IS61WV51216BLL-10TLI	TSOP (Type II), Lead-free

Note:

1. Speed = 8ns for $V_{DD} = 3.3V \pm 5\%$. Speed = 10ns for $V_{DD} = 2.4V - 3.6V$

Industrial Range: -40°C to +85°C

Voltage Range: 1.65V to 2.2V


Speed (ns)	Order Part No.	Package
20	IS61WV51216ALL-20MI IS61WV51216ALL-20TI	48 mini BGA (9mm x 11mm) TSOP (Type II)
	130100 V 012 TOALL-2011	


Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV51216BLL-10MA3	48 mini BGA (9mm x 11mm)
	IS64WV51216BLL-10MLA3	48 mini BGA (9mm x 11mm), Lead-free
	IS64WV51216BLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV51216BLL-10CTLA3	TSOP (Type II), Lead-free, Copper Leadframe







X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by ISSI manufacturer:

Other Similar products are found below :

5962-8855206XA CY6116A-35DMB CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB CYDM128B16-55BVXIT GS8161Z36DD-200I GS88237CB-200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 47L16-E/SN IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4042KV13-933FCXC 8602501XA 5962-3829425MUA 5962-8855206YA 5962-8866201XA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866207NA 5962-8866208UA 5962-8872502XA 5962-8959836MZA 5962-8959841MZA 5962-9062007MXA 5962-9161705MXA N08L63W2AB7I 7130LA100PDG GS882Z18CD-150I GS81284Z36B-250I M38510/28902BVA IS62WV12816ALL-70BLI 5962-8971203XA