

Features

- High-speed access times
 - Com'l: 10, 12 and 15 ns
 - Ind'l: 12 and 15 ns
- Low power operation (typical)
 - PDM41024SA
 - Active: 450 mW
 - Standby: 50 mW
 - PDM41024LA
 - Active: 400 mW
 - Standby: 25mW
- Single +5V ($\pm 10\%$) power supply
- TTL-compatible inputs and outputs
- Packages
 - Plastic SOJ (300 mil) - TSO
 - Plastic SOJ (400 mil) - SO
 - Plastic TSOP (I)- T


Description

The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. Writing is accomplished when the write enable (\overline{WE}) and the chip enable ($\overline{CE1}$) inputs are both LOW and $CE2$ is HIGH. Reading is accomplished when \overline{WE} and $CE2$ remain HIGH and $\overline{CE1}$ and \overline{OE} are both LOW.

The PDM41024 operates from a single +5V power supply and all the inputs and outputs are fully TTL-compatible. The PDM41024 comes in two versions: the standard power version (SA) and the low power version (LA). The two versions are functionally the same and differ only in their power consumption.

The PDM41024 is available in a 32-pin plastic TSOP (I), and a 300-mil and 400-mil plastic SOJ.

Functional Block Diagram



Pin Configuration

		TSOP (I)	SOJ
A11	1	32	OE
A9	2	31	A10
A8	3	30	CE1
A13	4	29	I/O7
WE	5	28	I/O6
CE2	6	27	I/O5
A15	7	26	I/O4
Vcc	8	25	I/O3
NC	9	24	Vss
A16	10	23	I/O2
A14	11	22	I/O1
A12	12	21	I/O0
A7	13	20	A0
A6	14	19	A1
A5	15	18	A2
A4	16	17	A3
NC	1	32	Vcc
A16	2	31	A15
A14	3	30	CE2
A12	4	29	WE
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE1
A0	12	21	I/O7
I/O0	13	20	I/O6
I/O1	14	19	I/O5
I/O2	15	18	I/O4
Vss	16	17	I/O3

Pin Description

Name	Description
A16-A0	Address Inputs
I/O7-I/O0	Data Inputs/Outputs
OE	Output Enable Input
WE	Write Enable Input
CE1, CE2	Chip Enable Inputs
NC	No Connect
V _{CC}	Power (+5V)
V _{SS}	Ground

Truth Table⁽¹⁾

OE	WE	CE1	CE2	I/O	MODE
X	X	H	X	Hi-Z	Standby
X	X	X	L	Hi-Z	Standby
L	H	L	H	D _{OUT}	Read
X	L	L	H	D _{IN}	Write
H	H	L	H	Hi-Z	Output Disable

NOTE: 1. H = V_{IH}, L = V_{IL}, X = DON'T CARE**Absolute Maximum Ratings⁽¹⁾**

Symbol	Rating	Com'l.	Ind.	Unit
V _{TERM}	Terminal Voltage with Respect to V _{SS}	-0.5 to +7.0	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	-65 to +135	°C
T _{STG}	Storage Temperature	-55 to +125	-65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA
T _j	Maximum Junction Temperature ⁽²⁾	125	145	°C

- NOTE: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Appropriate thermal calculations should be performed in all cases and specifically for those where the chosen package has a large thermal resistance (e.g., TSOP). The calculation should be of the form: T_j = T_a + P * θ_{ja} where T_a is the ambient temperature, P is average operating power and θ_{ja} the thermal resistance of the package. For this product, use the following θ_{ja} values:

SOJ: 72° C/W

TSOP: 95° C/W

Recommended DC Operating Condition

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	4.5	5.0	5.5	V
V_{SS}	Supply Voltage	0	0	0	V
Industrial	Ambient Temperature	-40	25	85	°C
Commercial	Ambient Temperature	0	25	70	°C

DC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions		PDM41024SA		PDM41024LA		Unit
				Min.	Max.	Min.	Max.	
I_{LI}	Input Leakage Current	$V_{CC} = MAX., V_{IN} = V_{SS} \text{ to } V_{CC}$	Com'l/ Ind.	-5	5	-1	1	µA
I_{LO}	Output Leakage Current	$V_{CC} = MAX.,$ $\overline{CE1} = V_{IH}$ and $CE2 = V_{IL},$ $V_{OUT} = V_{SS} \text{ to } V_{CC}$	Com'l/ Ind.	-5	5	-1	1	µA
V_{IL}	Input Low Voltage			-0.5 ⁽¹⁾	0.8	-0.5 ⁽¹⁾	0.8	V
V_{IH}	Input High Voltage			2.2	6.0	2.2	6.0	V
V_{OL}	Output Low Voltage	$I_{OL} = 8 \text{ mA, } V_{CC} = \text{Min.}$ $I_{OL} = 10 \text{ mA, } V_{CC} = \text{Min.}$		—	0.4 0.5	—	0.4 0.5	V V
V_{OH}	Output High Voltage	$I_{OH} = -4 \text{ mA, } V_{CC} = \text{Min.}$		2.4	—	2.4	—	V

NOTE: 1. $V_{IL}(\text{min}) = -3.0V$ for pulse width less than 20 ns

Power Supply Characteristics

Symbol	Parameter	Power	-10		-12		-15	
			Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.
I_{CC}	Operating Current $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$	SA	250	230	240	185	195	
	$f = f_{MAX} = 1/t_{RC}$ $V_{CC} = \text{Max.}$ $I_{OUT} = 0 \text{ mA}$	LA	230	210	220	165	175	
I_{SB}	Standby Current $\overline{CE1} = V_{IH}$ and $CE2 = V_{IL}$	SA	80	70	70	55	55	
	$f = f_{MAX} = 1/t_{RC}$ $V_{CC} = \text{Max.}$	LA	75	65	65	50	50	
I_{SB1}	Full Standby Current $\overline{CE1} \geq V_{HC}$ and $CE2 \leq V_{LC}$	SA	20	20	25	10	15	
	$f = 0$ $V_{CC} = \text{Max.}$ $V_{IN} \geq V_{CC} - 0.2V \text{ or } \leq 0.2V$	LA	10	10	10	5	10	

SHADED AREAS = PRELIMINARY DATA

NOTES: All values are maximum guaranteed values.

$V_{LC} \leq 0.2V, V_{HC} \geq V_{CC} - 0.2V$

Capacitance⁽¹⁾ ($T_A = +25^\circ\text{C}$, $f = 1.0 \text{ MHz}$)

Symbol	Parameter	Max.	Unit
C_{IN}	Input Capacitance	8	pF
C_{OUT}	Output Capacitance	8	pF

NOTE:1. This parameter is determined by device characterization but is not production tested.

AC Test Conditions

Input pulse levels	V_{SS} to 3.0V
Input rise and fall times	3 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Figure 1. Output Load Equivalent




Figure 2. Output Load Equivalent
(for t_{LZCE} , t_{HZCE} , t_{LZWE} , t_{HZWE} , t_{LZOE} , t_{HZOE})








Figure 3.

Read Cycle No. 1^(4, 5)**Read Cycle No. 2^(2, 4, 6)****AC Electrical Characteristics**

Description		-10 ⁽⁷⁾		-12 ⁽⁷⁾		-15			
READ Cycle	Sym	Min.	Max.	Min.	Max.	Min.	Max.	Units	
READ cycle time	t_{RC}	10		12		15		ns	
Address access time	t_{AA}		10		12		15	ns	
Chip enable access time	t_{ACE}		10		12		15	ns	
Output hold from address change	t_{OH}	3		3		3		ns	
Chip enable to output in low Z ^(1,3)	t_{LZCE}	5		5		5		ns	
Chip disable to output in high Z ^(1,2,3)	t_{HZCE}		6		6		7	ns	
Chip enable to power up time ⁽³⁾	t_{PU}	0		0		0		ns	
Chip disable to power down time ⁽³⁾	t_{PD}		10		12		15	ns	
Output enable access time	t_{AOE}		6		6		6	ns	
Output enable to output in low Z ^(1,3)	t_{LZOE}	0		0		0		ns	
Output disable to output in high Z ^(1,3)	t_{HZOE}		6		6		6	ns	


SHADED AREA = PRELIMINARY DATA

Notes referenced are after Data Retention Table.

Write Cycle No. 1 (Write Enable Controlled)**Write Cycle No. 2 (Write Enable Controlled)**

NOTE: Output Enable (\overline{OE}) is inactive (high)

Write Cycle No. 3 (Chip Enable Controlled)



NOTE: Output Enable (\overline{OE}) is inactive (high)


AC Electrical Characteristics

Description		$-10^{(7)}$		$-12^{(7)}$		-15		
WRITE Cycle	Sym	Min.	Max.	Min.	Max.	Min.	Max.	Units
WRITE cycle time	t_{WC}	10		12		15		ns
Chip enable active time	t_{CW}	10		10		11		ns
Address valid to end of write	t_{AW}	10		10		11		ns
Address setup time	t_{AS}	0		0		0		ns
Address hold from end of write	t_{AH}	0		0		0		ns
Write pulse width	t_{WP1}	8		8		11		ns
Write pulse width	t_{WP2}	8		8		12		ns
Data setup time	t_{DS}	7		7		7		ns
Data hold time	t_{DH}	0		0		0		ns
Write disable to output in low Z ^(1,3)	t_{LZWE}	0		0		0		ns
Write enable to output in high Z ^(1,3)	t_{HZWE}		7		7		7	ns

SHADED AREA = PRELIMINARY DATA

Notes referenced are after Data Retention Table

Low V_{CC} Data Retention Waveform




Data Retention Electrical Characteristics (LA Version Only) for JEDEC Version

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{DR}	V_{CC} for Retention Data		2	—	—	V
I_{CCDR}	Data Retention Current	$\overline{CE1} \geq V_{CC} - 0.2V$ or $CE2 \leq V_{SS} + 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	$V_{CC} = 2V$	—	—	500 μA
			$V_{CC} = 3V$	—	—	750 μA
t_{CDR}	Chip Deselect to Data Retention Time		0	—	—	ns
$t_R^{(3)}$	Operation Recovery Time		t_{RC}	—	—	ns

NOTES: (For three previous Electrical Characteristics tables)

1. The parameter is tested with $CL = 5 \text{ pF}$ as shown in Figure 2. Transition is measured $\pm 200 \text{ mV}$ from steady state voltage.
2. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} .
3. This parameter is sampled.
4. \overline{WE} is high for a READ cycle.
5. The device is continuously selected. All the Chip Enables are held in their active state.
6. The address is valid prior to or coincident with the latest occurring Chip Enable.
7. $V_{CC} = 5V \pm 5\%$.

Ordering Information



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [SRAM](#) category:

Click to view products by [IXYS](#) manufacturer:

Other Similar products are found below :

[5962-8855206XA](#) [CY6116A-35DMB](#) [CY7C128A-45DMB](#) [CY7C1461KV33-133AXI](#) [CY7C199-45LMB](#) [CYDM128B16-55BVXIT](#)
[GS8161Z36DD-200I](#) [GS88237CB-200I](#) [R1QDA7236ABB-20IB0](#) [RMLV0408EGSB-4S2#AA0](#) [IS64WV3216BLL-15CTLA3](#)
[IS66WVE4M16ECLL-70BLI](#) [PCF8570P](#) [K6T4008C1B-GB70](#) [CY7C1353S-100AXC](#) [AS6C8016-55BIN](#) [515712X](#) [IS62WV51216EBLL-45BLI](#) [IS63WV1288DBLL-10HLI](#) [IS66WVE2M16ECLL-70BLI](#) [47L16-E/SN](#) [IS66WVE4M16EALL-70BLI](#) [IS62WV6416DBLL-45BLI](#)
[IS61WV102416DBLL-10TLI](#) [CY7C1381KV33-100AXC](#) [CY7C1381KV33-100BZXI](#) [CY7C1373KV33-100AXC](#) [CY7C1381KVE33-133AXI](#)
[CY7C4042KV13-933FCXC](#) [8602501XA](#) [5962-3829425MUA](#) [5962-8855206YA](#) [5962-8866201XA](#) [5962-8866201YA](#) [5962-8866204TA](#)
[5962-8866206MA](#) [5962-8866207NA](#) [5962-8866208UA](#) [5962-8872502XA](#) [5962-8959836MZA](#) [5962-8959841MZA](#) [5962-9062007MXA](#)
[5962-9161705MXA](#) [N08L63W2AB7I](#) [7130LA100PDG](#) [GS81284Z36B-250I](#) [M38510/28902BVA](#) [IS62WV12816ALL-70BLI](#) [5962-8971203XA](#) [5962-8971202ZA](#)