## zilog

Embedded In Life An■IXYS Company

## S3 Family 8-Bit Microcontrollers

## S3F94C8/S3F94C4

## Product Specification

PS031501-0813

PRELIMINARY


## LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

## As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

## Document Disclaimer

©2013 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

S3 and Z8 are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

## Revision History

Each instance in this document's revision history reflects a change from its previous edition. For more details, refer to the corresponding page(s) or appropriate links furnished in the table below.

|  | Revision |  | Page |
| :--- | :--- | :--- | :--- |
| Date | Level | Description | Original Zilog issue. A table of contents and PDF bookmarks will appear in the All <br> Aug |
| 01 | next edition, due to be published on or before Winter 2013. |  |  |
| 2013 |  |  |  |

# S3F94C8/S3F94C4 <br> Product Specification <br> Enbovklod in LHo An IDIXY Company 

## PRODUCT OVERVIEW

## SAM88RCRI MICROCONTROLLERS

Samsung's SAM88RCRI series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various programmable ROM sizes. Important CPU features include:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode released by interrupt
- Built-in basic timer with watchdog function

A address/data bus architecture and a large number of bit-configurable I/O ports provide a flexible programming environment for applications with varied memory and I/O requirements. Timer/counters with selectable operating modes are included to support real-time operations.

## S3F94C8/F94C4 MICROCONTROLLER

The S3F94C8/F94C4 single-chip 8-bit microcontroller is designed for useful A/D converter application field. The S3F94C8/F94C4 single-chip CMOS micro-controller is fabricated using a highly advanced CMOS process and is based on Samsung's powerful SAM88RCRI CPU architecture. Stop and idle (power-down) modes were implemented to reduce power consumption.

The S3F94C8 is a micro-controller with a 8-Kbyte multi-time-programmable Full Flash ROM embedded. The S3F94C4 is a micro-controller with a 4-Kbyte multi-time-programmable Full Flash ROM embedded.

The S3C94C8/F94C4 is a versatile general-purpose microcontrollers that is ideal for use in a wide range of electronics applications requiring simple timer/counter, PWM. In addition, the S3F94C8/F94C4 advanced CMOS technology provides for low power consumption and wide operating voltage range.

Using the SAM88RCRI design approach, the following peripherals were integrated with the powerful core:

- Three configurable I/O ports (18 pins)
- Four interrupt sources with One vectors and one interrupt level
- One 8-bit timer/counter with time interval modes.
- Analog to digital converter with nine input channels (MAX) and 10-bit resolution
- One PWM output with three optional mode: 8-bit (6+2); 12-bit(6+6); 14-bit(8+6);

The S3F94C8/F94C4 microcontroller is ideal for use in a wide range of electronic applications requiring simple timer/counter, PWM, ADC. They are currently available in 20 DIP Package, 20/16-pin SOP Package, 20 SSOP Package and 16 TSSOP Package.

## FEATURES

2

## CPU

- SAM88RCRI CPU core


## Memory

- Internal multi-time program Full-Flash memory:
$-8 \mathrm{~K} \times 8$ bits program memory(S3F94C8)
$-4 \mathrm{~K} \times 8$ bits program memory(S3F94C4)
$\checkmark$ Sector size: 128 Bytes
$\checkmark$ User programmable by 'LDC' instruction
$\checkmark$ Sector erase available
$\checkmark$ Fast programming time
$\checkmark$ External serial programming support
$\checkmark$ Endurance: 10,000 erase/program cycles
$\checkmark 10$ Years data retention
- 208-byte general-purpose register area

Instruction Set

- 41 instructions
- Idle and Stop instructions added for power-down modes


## Instruction Execution Time

- 400 ns at 10 MHz fosC (minimum)

Interrupts

- 1 interrupt levels and 4 interrupt sources (2 external interrupts and 2 internal interrupts)


## General I/O

- Three I/O ports (Max 18 pins)
- Bit programmable ports

1-ch High-speed PWM with Three Selectable Resolutions

- 8-bit PWM: 6-bit base + 2-bit extension
- 12-bit PWM: 6-bit base + 6-bit extension
- 14-bit PWM: 8-bit base + 6-bit extension


## A/D Converter

- Nine analog input pins (MAX)
- 10-bit conversion resolution


## Oscillation Frequency

- $\quad 0.4 \mathrm{MHz}$ to 10 MHz external crystal oscillator
- Typical 4 MHz external RC oscillator
- Internal RC: 3.2 MHz (typ.), 0.5 MHz (typ.) in $V D D=5 \mathrm{~V}$


## Built-in RESET Circuit (LVR)

- Low-Voltage check to make system reset
- $\mathrm{V}_{\mathrm{LVR}}=1.9 / 2 \cdot 3 / 3 \cdot 0 / 3 \cdot 6 / 3.9 \mathrm{~V}$ (by smart option)


## Smart Option

- LVR enable/disable
- Oscillator selection

Operating Temperature Range

- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## Operating Voltage Range

- 1.8 V to $5.5 \mathrm{~V} @ 0.4-4 \mathrm{M} \mathrm{Hz}(\mathrm{LVR}$ disable)
- LVR to 5.5V @ 0.4-4M Hz(LVR enable)
- 2.7 V to $5.5 \mathrm{~V} @ 0.4-10 \mathrm{M} \mathrm{Hz}$


## Package Types

- S3F94C8/F94C4:
- 20-DIP-300A
- 20-SOP-375
- 20-SSOP-225
- 16-SOP-225
- 16-TSSOP-0044


## Timer/Counters

- One 8-bit basic timer for watchdog function
- One 8-bit timer/counter with time interval modes

| Device | Operating Temp. Range | Internal RC Temp. Range | Internal RC Tolerance |
| :---: | :---: | :---: | :---: |
| S3F94C8EZZ / F94C4EZZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3 \% @ 5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ |
| S3F94C8XZZ / F94C4XZZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $1 \% @ 5 \mathrm{~V}, 25^{\circ} \mathrm{C}$ |



Figure 1-1. Block Diagram


Figure 1-2. Pin Assignment Diagram (20-Pin DIP/SOP/SSOP Package)

Figure 1-3. Pin Assignment Diagram (16-Pin SOP/TSSOP Package)

Table 1-2. S3F94C8/F94C4 Pin Descriptions

| Pin <br> Name | Input/ <br> Output | Pin Description | Pin <br> Type | Share <br> Pins |
| :--- | :---: | :--- | :---: | :---: |
| P0.0-P0.7 | I/O | Bit-programmable I/O port for Schmitt trigger input or <br> push-pull output. Pull-up resistors are assignable by <br> software. Port0 pins can also be used as A/D converter <br> input, PWM output or external interrupt input. | E-1 | ADC0-ADC7 <br> INT0/INT1/ <br> PWM |
| P1.0-P1.1 | I/O | Bit-programmable I/O port for Schmitt trigger input or <br> push-pull, open-drain output. Pull-up resistors or pull-down <br> resistors are assignable by software. | E-2 | $\mathrm{X}_{\text {IN, }}$ X |

Table 1-3. Descriptions of Pins Used to Read/Write the Flash ROM

| Main Chip <br> Pin Name | During Programming |  |  |  |
| :--- | :---: | :--- | :---: | :--- |
|  | Pin Name | Pin No. | I/O | Function |
| P0.1 | SDAT | $18(20-\mathrm{pin})$ <br> $14(16-\mathrm{pin})$ | I/O | Serial data pin (output when reading, Input <br> when writing) Input and push-pull output port <br> can be assigned |
| P0.0 | SCLK | $19(20-\mathrm{pin})$ <br> $15(16-\mathrm{pin})$ | I | Serial clock pin (input only pin) |
| RESET/P1.2 | $\mathrm{V}_{\mathrm{PP}}$ | 4 | I | Power supply pin for Tool mode entering <br> (indicates that MTP enters into the Tool <br> mode). When 11 V is applied, MTP is in <br> Tool mode. |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $20(20-\mathrm{pin}), 16(16-\mathrm{pin})$ <br> $1(20-\mathrm{pin}), 1(16-\mathrm{pin})$ | I | Logic power supply pin. |



Figure 1-4. Pin Circuit Type A


Figure 1-6. Pin Circuit Type C


Figure 1-5. Pin Circuit Type B (P1.2)


Figure 1-7. Pin Circuit Type D


Figure 1-8. Pin Circuit Type E (Port2)


Figure 1-9. Pin Circuit Type E-1 (Port0)


Figure 1-10. Pin Circuit Type E-2 (P1.0-P1.1)

## ADDRESS SPACES

## OVERVIEW

The S3F94C8/F94C4 microcontroller has two kinds of address space:

- Internal full flash program memory (ROM)
- Internal register file

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the internal register file.

The S3F94C8/F94C4 have 8-Kbytes and 4-Kbytes of multi-time-programmable full flash program memory: which is configured as the Internal ROM mode, all of the $4 \mathrm{~K} / 8 \mathrm{~K}$ internal program memory is used.

The S3F94C8/F94C4 microcontroller has 208 general-purpose registers in its internal register file. $\mathbf{3 2}$ bytes in the register file are mapped for system and peripheral control functions.

## PROGRAM MEMORY (ROM)

## Normal Operating Mode

The S3F94C8/F94C4 has 8-Kbytes and 4-Kbytes of internal multi-time-programmable full flash program memory. The program memory address range is therefore $0 \mathrm{H}-1$ FFFH and $0 \mathrm{H}-0 \mathrm{FFFH}$.

The first 2-bytes of the ROM $(0000 \mathrm{H}-0001 \mathrm{H})$ are interrupt vector address.
Unused locations ( $0002 \mathrm{H}-00 \mathrm{FFH}$ except 3CH, 3DH, 3EH, and 3FH) can be used as normal program memory. $3 \mathrm{CH}, 3 \mathrm{DH}, 3 \mathrm{EH}, 3 \mathrm{FH}$ is used as smart option ROM cell.

The program Reset address in the ROM is 0100 H .


Figure 2-1. Program Memory Address Space

## Smart Option

Smart option is the ROM option for starting condition of the chip.
The ROM addresses used by smart option are from 003CH to 003FH. The S3F94C8/F94C4 only use 003EH, 003FH. Not used ROM address 003CH, 003DH should be initialized to be initialized to 00H. The default values of ROM 003EH, 003FH are FFH (LVR enable, internal RC oscillator).

ROM Address: 003CH


Must be initialized to 00 H .
ROM Address: 003DH


Must be initialized to 00 H .


ROM Address: 003FH
MSB


Not used.

NOTES:

1. When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.
2. The value of unused bits of $3 \mathrm{EH}, 3 \mathrm{FH}$ is don't care
3. When LVR is enabled: P1.2/nRESET is used as input port; and LVR level must be set to appropriate value, not default value;

Figure 2-2. Smart Option An IIXYS Company
<< Interrupt Vector Address >>
ORG 0000H
Vector 00H, INT_94C8 ; S3F94C8/F94C4 has only one interrupt vector
<< Smart Option Setting >>
ORG 003CH
DB $\quad 00 \mathrm{H} \quad ; 003 \mathrm{CH}$, must be initialized to 0 .
DB $00 \mathrm{H} \quad ; 003 \mathrm{DH}$, must be initialized to 0 .
DB 0E4H ; 003EH, enable LVR (2.3 V)
DB 03H ; 003FH, Internal RC (3.2 MHz in $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$

```
<< Reset >>
```

ORG 0100H
RESET: DI
-
-

## REGISTER ARCHITECTURE

The upper 64-bytes of the S3F94C8/F94C4's internal register file are addressed as working registers, system control registers and peripheral control registers. The lower 192-bytes of internal register file ( $00 \mathrm{H}-\mathrm{BFH}$ ) is called the general purpose register space.

240 registers in this space can be accessed; 208 are available for general-purpose use.
In case of S3F94C8/F94C4 the total number of addressable 8-bit registers is 240 . Of these 240 registers, 32 bytes are for CPU and system control registers and peripheral control and data registers, 16 bytes are used as shared working registers, and 192 registers are for general-purpose use.

For many SAM88RCRI microcontrollers, the addressable area of the internal register file is further expanded by additional register pages at the general purpose register space ( $00 \mathrm{H}-\mathrm{BFH}$ : page0). This register file expansion is not implemented in the S3F94C8/F94C4, however.

The specific register types and the area (in bytes) that they occupy in the internal register file are summarized in Table 2-1.

Table 2-1. Register Type Summary

| Register Type | Number of Bytes |
| :--- | :---: |
| CPU and system control registers | 11 |
| Peripheral, I/O, and clock control and data registers | 21 |
| General-purpose registers (including the 16-bit | 208 |
| common working register area) | 240 |
| Total Addressable Bytes |  |



Figure 2-3. Internal Register File Organization

## COMMON WORKING REGISTER AREA (COH-CFH)

The SAM88RCRI register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

This16-byte address range is called common area. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages. However, because the S3F94C8/F94C4 uses only page 0 , you can use the common area for any internal data operation.

The working register addressing mode and indirect register addressing mode can be used to access this area.
Registers are addressed either as a single 8-bit register or as a paired 16-bit register. In 16-bit register pairs, the address of the first 8-bit register is always an even number and the address of the next register is an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next $(+1)$ odd-numbered register.


Figure 2-4. 16-Bit Register Pairs

## PROGRAMMING TIP - Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations COH-CFH, using working register addressing mode and indirect register addressing.

Examples: 1. $\mathrm{LD} \quad 0 \mathrm{C} 2 \mathrm{H}, 40 \mathrm{H}$; Invalid addressing mode!
Use working register addressing instead:
LD $\quad$ R2, $40 \mathrm{H} \quad ; \mathrm{R} 2(\mathrm{C} 2 \mathrm{H}) \leftarrow$ the value in location 40 H
2. ADD $0 \mathrm{C} 3 \mathrm{H}, \# 45 \mathrm{H}$; Invalid addressing mode!

Use working register addressing instead:
ADD R3, \#45H ; R3 (C3H) $\leftarrow \mathrm{R} 3+45 \mathrm{H}$

## SYSTEM STACK

S3F9-series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3F94C8/F94C4 architecture supports stack operations in the internal register file.

## Stack Operations

Return addresses for procedure calls and interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address is always decremented before a push operation and incremented after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-5.


Figure 2-5. Stack Operations

## Stack Pointer (SP)

Register location D9H contains the 8-bit stack pointer (SP) that is used for system stack operations. After a reset, the SP value is undetermined.

Because only internal memory 192 bytes space is implemented in the S3F94C8/F94C4, the SP must be initialized to an 8 -bit value in the range $00 \mathrm{H}-0 \mathrm{COH}$.

## NOTE

In case a Stack Pointer is initialized to 00 H , it is decreased to FFH when stack operation starts. This means that a Stack Pointer access invalid stack area. We recommend that a stack pointer is initialized to COH to set upper address of stack to BFH.

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD SP, \#OCOH ; SP $\leftarrow \mathrm{COH}$ (Normally, the SP is set to COH by the ; initialization routine)

PUSH SYM ; Stack address OBFH $\leftarrow$ SYM
PUSH R15 ; Stack address 0BEH $\leftarrow$ R15
PUSH 20H ; Stack address OBDH $\leftarrow 20 \mathrm{H}$
PUSH R3 ; Stack address 0BCH $\leftarrow$ R3
-
-

POP R3 ; R3 $\leftarrow$ Stack address 0BCH
POP 20H ; $20 \mathrm{H} \leftarrow$ Stack address 0BDH
POP R15 ; R15 $\leftarrow$ Stack address 0BEH
POP SYM ; SYM $\leftarrow$ Stack address 0BFH

## ADDRESSING MODES

## OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RCRI instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The SAM88RCRI instruction set supports six explicit addressing modes. Not all of these addressing modes are available for each instruction. The addressing modes and their symbols are as follows:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Relative Address (RA)
- Immediate (IM)


## REGISTER ADDRESSING MODE (R)

In Register addressing mode, the operand is the content of a specified register (see Figure 3-1). Working register addressing differs from Register addressing because it uses an 16-byte working register space in the register file and an 4-bit register within that space (see Figure 3-2).


Figure 3-1. Register Addressing


Figure 3-2. Working Register Addressing

## INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location.


Figure 3-3. Indirect Register Addressing to Register File


Figure 3-4. Indirect Register Addressing to Program Memory


Figure 3-5. Indirect Working Register Addressing to Register File


Figure 3-6. Indirect Working Register Addressing to Program or Data Memory

Indexed ( X ) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range -128 to +127 . This applies to external memory accesses only (see Figure 3-8).

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8 -bit or 16 -bit offset given in the instruction is then added to the base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory, external program memory, and for external data memory, when implemented.


Sample Instruction:
LD R0, \#BASE[R1] ; Where BASE is an 8-bit immediate value

Figure 3-7. Indexed Addressing to Register File

28


Sample Instructions:

| LDC | $\mathrm{R} 4, \# 04 \mathrm{H}[\mathrm{RR} 2]$ |
| :--- | :--- |
| LDE | $\mathrm{R} 4, \# 04 \mathrm{H}[\mathrm{RR} 2]$ |

; The values in the program address (RR2 + \#04H) are loaded into register R4.
LDE R4,\#04H[RR2]
; Identical operation to LDC example, except that external program memory is accessed.

Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset


Figure 3-9. Indexed Addressing to Program or Data Memory with Long Offset

## DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.


Figure 3-10. Direct Addressing for Load Instructions


Figure 3-11. Direct Addressing for Call and Jump Instructions

In Relative Address (RA) mode, a two's-complement signed displacement between - 128 and +127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

The instruction that support RA addressing is JR.


Figure 3-12. Relative Addressing

## IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. Immediate addressing mode is useful for loading constant values into registers.

| Program Memory |
| :---: |
| OPERAND |
| OPCODE |

(The Operand value is in the instruction)
Sample Instruction: LD R0,\#OAAH
Figure 3-13. Immediate Addressing

## CONTROL REGISTERS

## OVERVIEW

In this section, detailed descriptions of the S3F94C8/F94C4 control registers are presented in an easy-to-read format. These descriptions will help familiarize you with the mapped locations in the register file. You can also use them as a quick-reference source when writing application programs.

System and peripheral registers are summarized in Table 4-1. Figure 4-1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More information about control registers is presented in the context of the various peripheral hardware descriptions in Part II of this manual.

Table 4-1. System and Peripheral Control Registers
34

| Register name | Mnemonic | Address \& Location |  | RESET value (Bit) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Address | R/W | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Timer 0 counter register | TOCNT | DOH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Timer 0 data register | TODATA | D1H | R/W | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Timer 0 control register | TOCON | D2H | R/W | 0 | 0 | - | - | 0 | - | 0 | 0 |

Location D3H is not mapped

| Clock control register | CLKCON | D4H | R/W | 0 | - | - | 0 | 0 | - | - | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System flags register | FLAGS | D5H | R/W | x | x | x | x | - | - | - | - |
| Locations D6H-D8H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Stack pointer register | SP | D9H | R/W | $x$ | $x$ | $x$ | $x$ | $x$ | x | x | x |

Location DAH is not mapped

| MDS special register | MDSREG | DBH | RW | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- |
| Basic timer control register | BTCON | DCH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic timer counter | BTCNT | DDH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Test mode control register | FTSTCON | DEH | W | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
| System mode register | SYM | DFH | RW | - | - | - | - | 0 | 0 | 0 | 0 |

NOTES:

1.     - : Not mapped or not used, $x$ : Undefined
2. The register, FTSTCON, is no use. Its value should always be ' 00 H ' during the normal operation.

Table 4-1. System and Peripheral Control Registers (Continued)

| Register Name | Mnemonic | Address <br> Hex | R/W | Bit Values After RESET |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Port 0 data register | P0 | EOH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 1 data register | P1 | E1H | R/W | - | - | - | - | - | 0 | 0 | 0 |
| Port 2 data register | P2 | E2H | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations E3H-E5H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Port 0 control register (High byte) | POCONH | E6H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 control register | POCONL | E7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 interrupt pending register | POPND | E8H | R/W | - | - | - | - | 0 | 0 | 0 | 0 |
| Port 1 control register | P1CON | E9H | R/W | 0 | 0 | - | - | 0 | 0 | 0 | 0 |
| Port 2 control register (High byte) | P2CONH | EAH | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 2 control register (Low byte) | P2CONL | EBH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Flash memory control register | FMCON | ECH | R/W | 0 | 0 | 0 | 0 | - | - | - | 0 |
| Flash memory user programming enable register | FMUSR | EDH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Flash memory sector address register (high byte) | FMSECH | EEH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Flash memory sector address register (low byte) | FMSECL | EFH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM data register 1 | PWMDATA1 | FOH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM extension register | PWMEX | F1H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM data register | PWMDATA | F2H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM control register | PWMCON | F3H | R/W | 0 | 0 | - | 0 | 0 | 0 | 0 | 0 |
| STOP control register | STOPCON | F4H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Locations F5H-F6H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| A/D control register | ADCON | F7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| A/D converter data register ( High ) | ADDATAH | F8H | R | x | x | x | x | x | x | x | $x$ |
| A/D converter data register ( Low ) | ADDATAL | F9H | R | 0 | 0 | 0 | 0 | 0 | 0 | X | x |
| Locations FAH-FFH are not mapped |  |  |  |  |  |  |  |  |  |  |  |

NOTE: - : Not mapped or not used, x : Undefined

Bit number(s) that is/are appended to the


Figure 4-1. Register Description Format

| Bit Identifier | .7 | $\mathbf{. 6}$ | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

.7-. 4
. 3
.2-. 1
Clock Source Selection Bit (note)

| 0 | 0 | $\mathrm{f}_{\mathrm{OSc}} / 16\left(\mathrm{f}_{\mathrm{OSC}} \leq 10 \mathrm{MHz}\right)$ |
| :---: | :---: | :--- |
| 0 | 1 | $\mathrm{f}_{\mathrm{OSC}} / 8\left(\mathrm{f}_{\mathrm{OSC}} \leq 10 \mathrm{MHz}\right)$ |
| 1 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 4\left(\mathrm{f}_{\mathrm{OSC}} \leq 10 \mathrm{MHz}\right)$ |
| 1 | 1 | $\mathrm{f}_{\mathrm{OSC}} / 1\left(\mathrm{f}_{\mathrm{OSC}} \leq 4 \mathrm{MHz}\right)$ |

. 0
Conversion Start Bit

| 0 | No meaning |
| :--- | :--- |
| 1 | A/D conversion start |

NOTE: Maximum ADC clock input $=4 \mathrm{MHz}$

BTCON Basic Timer Control Register

| . $\mathbf{7}$ | .6 | .5 | .4 | . $\mathbf{3}$ | $\mathbf{. 2}$ | . $\mathbf{1}$ | . $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | $R / W$ | $R / W$ | $R / W$ | $R / W$ | $R / W$ |

.7-. 4
.3-. 2
Basic Timer Input Clock Selection Code

| 0 | 0 | $f_{\text {OSC }} / 4096$ |
| :--- | :--- | :--- |
| 0 | 1 | $f_{\mathrm{OSC}} / 1024$ |
| 1 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 128$ |
| 1 | 1 | Invalid setting |

.1
Basic Timer 8-Bit Counter Clear Bit

| 0 | No effect |
| :---: | :--- |
| 1 | Clear the basic timer counter value |

. 0
Basic Timer and Timer 0 Divider Clear Bit

| 0 | No effect |
| :--- | :--- |
| 1 | Clear both dividers |

NOTE: When you write a "1" to BTCON. 0 (or BTCON.1), the basic timer divider and timer 0 divider (or basic timer counter) are cleared. The bit is then cleared automatically to " 0 ".

| Bit Identifier | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | - | - | 0 | 0 | - | - | - |
| Read/Write | R/W | - | - | R/W | R/W | - | - | - |

.7
Oscillator IRQ Wake-up Function Enable Bit

| 0 | Enable IRQ for main system oscillator wake-up function |
| :---: | :--- |
| 1 | Disable IRQ for main system oscillator wake-up function |

Not used for S3F94C8/F94C4
.4-. 3
Divided by Selection Bits for CPU Clock frequency

| 0 | 0 | Divide by $16\left(\mathrm{f}_{\mathrm{osc}} / 16\right)$ |
| :--- | :--- | :--- |
| 0 | 1 | Divide by $8\left(\mathrm{f}_{\mathrm{Osc}} / 8\right)$ |
| 1 | 0 | Divide by $2\left(\mathrm{f}_{\mathrm{Osc}} / 2\right)$ |
| 1 | 1 | Non-divided clock (fosc) |

.2-. 0
Not used for S3F94C8/F94C4

## FLAGS - System Flags Register

## Bit Identifier <br> RESET Value <br> Read/Write

. 7

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $x$ | x | x | x | - | - | - | - |
| R/W | R/W | R/W | R/W | - | - | - | - |

Carry Flag (C)

| 0 | Operation does not generate a carry or borrow condition |
| :--- | :--- |
| 1 | Operation generates a carry-out or borrow into high-order bit 7 |

. 6
Zero Flag (Z)

| 0 | Operation result is a non-zero value |
| :---: | :--- |
| 1 | Operation result is zero |

. 5
Sign Flag (S)

| 0 | Operation generates a positive number (MSB $=" 0 ")$ |
| :--- | :--- |
| 1 | Operation generates a negative number (MSB $=" 1 ")$ |

. 4
Overflow Flag (V)

| 0 | Operation result is $\leq+127$ or $\geq-128$ |
| :---: | :--- |
| 1 | Operation result is $>+127$ or $<-128$ |

.3-. 0
Not used for S3F94C8/F94C4
NOTE: The unused bits . $3-.0$ should always be kept as ' 0 ' in normal operation; otherwise it may be cause error execution.

Bit Identifier
Reset Value
Read/Write
.7-. 4
Flash Memory Mode Selection Bits

| 0 | 1 | 0 | 1 | Programming mode |
| :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 1 | 0 | Sector erase mode |
| 0 | 1 | 1 | 0 | Hard lock mode |
| Other values |  |  |  |  |

.3-. 1
Not used for the S3F94C8/F94C4

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | - | - | - | 0 |
| R/W | R/W | R/W | R/W | - | - | - | R/W |

. 0


Flash Operation Start Bit

| 0 | Operation stop |
| :---: | :--- |
| 1 | Operation start (This bit will be cleared automatically just after the corresponding <br> operator completed). |


| Bit Identifier | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  |  |  |  |  |  |  |  |  |
| $.7-.0$ | Flash Memory Sector Address Bits (High Byte) |  |  |  |  |  |  |  |

NOTE: The high-byte flash memory sector address pointer value is the higher eight bits of the 16 -bit pointer address.

FMSECL — Flash Memory Sector Address Register (Low Byte)

## Bit Identifier <br> Reset Value <br> Read/Write

. 7
Flash Memory Sector Address Bit (Low Byte)
The $7^{\text {th }}$ bit to select a sector of flash ROM
.6-. 0
Bits 6-0
Don't care
NOTE: The low-byte flash memory sector address pointer value is the lower eight bits of the 16-bit pointer address.

Bit Identifier
Reset Value
Read/Write

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

.7-. 0
Flash Memory User Programming Enable Bits

| 10100101 | Enable user programming mode |
| :---: | :--- |
| Other values | Disable user programming mode |

## POCONH _ Port 0 Control Register (High Byte)

Bit Identifier
RESET Value
Read/Write
.7-. 6
.5-. 4
.3-. 2
.1-. 0

Port 0, P0.5/ADC5 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC5); Schmitt trigger input off |

Port 0, P0.4/ADC4 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC4); Schmitt trigger input off |

Bit Identifier
RESET Value
Read/Write
.7-. 6
.5-. 4
.3-. 2
.1-. 0
.1.0

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Port 0, P0.3/ADC3 Configuration Bits

| 0 | 0 | Schmitt trigger input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC3); Schmitt trigger input off |

Port 0, P0.2/ADC2 Configuration Bits

| 0 | 0 | Schmitt trigger input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC2); Schmitt trigger input off |

Port 0, P0.1/ADC1/INT1 Configuration Bits

| 0 | 0 | Schmitt trigger input/falling edge interrupt input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable/falling edge interrupt input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC1); Schmitt trigger input off |

Port 0, P0.0/ADC0/INTO Configuration Bits

| 0 | 0 | Schmitt trigger input/falling edge interrupt input |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable/falling edge interrupt input |
| 1 | 0 | Push-pull output |
| 1 | 1 | A/D converter input (ADC0); Schmitt trigger input off | POPND - Port 0 Interrupt Pending Register

Bit Identifier
RESET Value
Read/Write
.7-. 4
. 3
. 2
.1
. 0

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | 0 | 0 | 0 |
| - | - | - | - | $R / W$ | $R / W$ | R/W | R/W |

Not used for the S3F94C8/F94C4

Port 0.1/ADC1/INT1 Interrupt Enable Bit

| 0 | INT1 falling edge interrupt disable |
| :---: | :--- |
| 1 | INT1 falling edge interrupt enable |

Port 0.1/ADC1/INT1 Interrupt Pending Bit

| 0 | No interrupt pending (when read) |
| :---: | :--- |
| 0 | Pending bit clear (when write) |
| 1 | Interrupt is pending (when read) |
| 1 | No effect (when write) |

Port 0.0/ADC0/INTO Interrupt Enable Bit

| 0 | INT0 falling edge interrupt disable |
| :---: | :--- |
| 1 | INT0 falling edge interrupt enable |

Port 0.0/ADC0/INT0 Interrupt Pending Bit

| 0 | No interrupt pending (when read) |
| :--- | :--- |
| 0 | Pending bit clear (when write) |
| 1 | Interrupt pending (when read) |
| 1 | No effect (when write) |


| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | - | - | 0 | 0 | 0 | 0 |
| R/W | R/W | - | - | R/W | R/W | R/W | R/W |

.7
Part 1.1 N-channel open-drain Enable Bit

| 0 | Configure P1.1 as a push-pull output |
| :--- | :--- |
| 1 | Configure P1.1 as a n-channel open-drain output |

. 6
Port 1.0 N-channel open-drain Enable Bit

| 0 | Configure P 1.0 as a push-pull output |
| :---: | :--- |
| 1 | Configure P 1.0 as a n-channel open-drain output |

.5-. 4
Not used for S3F94C8/F94C4
.3-. 2
Port 1, P1.1 Interrupt Pending Bits

| 0 | 0 | Schmitt trigger input; |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Output |
| 1 | 1 | Schmitt trigger input; pull-down enable |

.1-. 0
Port 1, P1.0 Configuration Bits

| 0 | 0 | Schmitt trigger input; |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input; pull-up enable |
| 1 | 0 | Output |
| 1 | 1 | Schmitt trigger input; pull-down enable |

NOTE: When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.

P2CONH - Port 2 Control Register (High Byte)
Bit Identifier
RESET Value
Read/Write
.7
Not used for the S3F94C8/F94C4
.6-. 4
Port 2, P2.6/ADC8/CLO Configuration Bits

| 0 | 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 1 | Schmitt trigger input |
| 0 | 1 | x | ADC input |
| 1 | 0 | 0 | Push-pull output |
| 1 | 0 | 1 | Open-drain output; pull-up enable |
| 1 | 1 | 0 | Open-drain output |
| 1 | 1 | 1 | Alternative function; CLO output |

Port 2, 2.5 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

.1-. 0
Port 2, 2.4 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

NOTE: When noise problem is important issue, you had better not use CLO output.

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

.7-. 6
.5-. 4
.3-. 2
.1-. 0

Part 2, P2.3 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

Port 2, P2.2 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

Port 2, P2.1 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | Open-drain output |

Port 2, P2.0 Configuration Bits

| 0 | 0 | Schmitt trigger input; pull-up enable |
| :---: | :---: | :--- |
| 0 | 1 | Schmitt trigger input |
| 1 | 0 | Push-pull output |
| 1 | 1 | T0 match output |

RESET Value

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | - | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | - | R/W | R/W | R/W | R/W | R/W |

PWM Input Clock Selection Bits

| 0 | 0 | $\mathrm{f}_{\mathrm{Osc}} / 64$ |
| :--- | :--- | :--- |
| 0 | 1 | $\mathrm{f}_{\mathrm{Osc}} / 8$ |
| 1 | 0 | $\mathrm{f}_{\mathrm{Osc}} / 2$ |
| 1 | 1 | $\mathrm{f}_{\mathrm{Osc}} / 1$ |

. 5
Not used for S3F94C8/F94C4
. 4
PWMDATA Reload Interval Selection Bit

| 0 | Reload from extension up counter overflow |
| :---: | :--- |
| 1 | Reload from base up counter overflow |

. 3
PWM Counter Clear Bit

| 0 | No effect |
| :---: | :--- |
| 1 | Clear the PWM counter (when write) |

PWM Counter Enable Bit

| 0 | Stop counter |
| :--- | :--- |
| 1 | Start (Resume countering) |

PWM Overflow Interrupt Enable Bit (8-Bit Overflow)

| 0 | Disable interrupt |
| :---: | :--- |
| 1 | Enable interrupt |

. 0
PWM Overflow Interrupt Pending Bit

| 0 | No interrupt pending (when read) |
| :--- | :--- |
| 0 | Clear pending bit (when write) |
| 1 | Interrupt is pending (when read) |
| 1 | No effect (when write) |

NOTE: 1. PWMCON. 3 is not auto-cleared. You must pay attention when clear pending bit. (refer to page 11-12).
2. PWMCON. 5 should always be set to ' 0 '

Bit Identifier
RESET Value
Read/Write
.7-. 2
.1-. 0

| .7 | .6 | .5 | .4 | .3 | .2 | . $\mathbf{1}$ | . $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

PWM Extension Bits
PWM extension bits for 6+6 resolution and 8+6 resolution; Not used in 6+2 resolution

PWM Base/extension Control bits:

| 0 | 0 | Base 6-bit (PWMDATA.7-.2 ) + Extension 2-bit (PWMDATA.1-.0) |
| :--- | :--- | :--- |
| 1 | 0 |  |
| 0 | 1 | Base 6-bit (PWMDATA1.5-.0 ) + Extension 6-bit (PWMEX.7-.2) |
| 1 | 1 | Base 8-bit (PWMDATA1.7-.0 ) + Extension 6-bit (PWMEX.7-.2) |


| Bit Identifier | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| $.7-.0$ | Watchdog Timer Function Enable Bit |  |  |  |  |  |  |  |
|  | 10100101 | Enable STOP instruction |  |  |  |  |  |  |
|  | Other value | Disable STOP instruction |  |  |  |  |  |  |

NOTE: When STOPCON register is not \#0A5H value, if you use STOP instruction, PC is changed to reset address.

SYM - System Mode Register

Bit Identifier
RESET Value
Read/Write
.7-. 4
. 3
.2-. 0

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | 0 | 0 | 0 |
| - | - | - | - | R/W | R/W | R/W | R/W |

Not used for S3F94C8/F94C4

Global Interrupt Enable Bit

| 0 | Disable all interrupts |
| :---: | :--- |
| 1 | Enable all interrupt |

Page Select Bits

| 0 | 0 | 0 | Page 0 |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | Page 1 (Not used for S3F94C8/F94C4) |
| 0 | 1 | 0 | Page 2 (Not used for S3F94C8/F94C4) |
| 0 | 1 | 1 | Page 3 (Not used for S3F94C8/F94C4) |

## TOCON - TIMER 0 Control Register

| Bit Identifier | . 7 |  | . 6 | . 5 | . 4 | . 3 | . 2 | . 1 | . 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET Value | 0 |  | 0 | - | - | 0 | - | 0 | 0 |
| Read/Write | R/W |  | R/W | - | - | R/W | - | R/W | R/W |
| .7-. 6 | Timer 0 Input Clock Selection Bits |  |  |  |  |  |  |  |  |
|  | 0 | 0 | $\mathrm{f}_{\text {Osc }} / 4096$ |  |  |  |  |  |  |
|  | 0 | 1 | $\mathrm{fosc}^{\text {/256 }}$ |  |  |  |  |  |  |
|  | 1 | 0 | $\mathrm{f}_{\mathrm{OSC}} / 8$ |  |  |  |  |  |  |
|  | 1 | 1 | $\mathrm{f}_{\mathrm{Osc}} / 1$ |  |  |  |  |  |  |

Not used for the S3F94C8/F94C4
. 3
Timer 0 Counter Clear Bit

| 0 | No effect |
| :--- | :--- |
| 1 | Clear the timer 0 counter (when write) |

. 2
Not used for the S3F94C8/F94C4
.1
Timer 0 Interrupt Enable Bit

| 0 | Disable interrupt |
| :--- | :--- |
| 1 | Enable interrupt |

. 0
Timer 0 Interrupt Pending Bit (Match interrupt)

| 0 | No interrupt pending (when read) |
| :--- | :--- |
| 0 | Clear pending bit (when write) |
| 1 | Interrupt is pending (when read) |
| 1 | No effect (when write) |

## NOTES:

1. TOCON. 3 is not auto-cleared. You must pay attention when clear pending bit. (refer to page 10-12)
2. To use TO match output, you set TOCON. 3 to "1". (refer to page 10-7) INTERRUPT STRUCTURE

## OVERVIEW

The SAM88RCRI interrupt structure has two basic components: a vector, and sources. The number of interrupt sources can be serviced through an interrupt vector which is assigned in ROM address 0000 H .
$\square$

VECTOR |  |  |  |
| :--- | :--- | :--- |
| 0000 H |  |  |
| 0001 H |  |  |
|  |  |  |
|  |  |  |

SOURCES

S1

S2

S3

Sn

## NOTES:

1. The SAM88RCRI interrupt has only one vector address (0000H-0001H).
2. The number of Sn value is expandable.

Figure 5-1. S3F9-Series Interrupt Type

## INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can be controlled in two ways: either globally, or by specific interrupt source.
The system-level control points in the interrupt structure are therefore:

- Global interrupt enable and disable (by El and DI instructions)
- Interrupt source enable and disable settings in the corresponding peripheral control register(s)


## ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

The system mode register, SYM (DFH), is used to enable and disable interrupt processing.
SYM. 3 is the enable and disable bit for global interrupt processing respectively, by modifying SYM. 3 .

## NOTE

The system initialization routine executed after a reset must always contain an El instruction to globally enable the interrupt structure.

Although you can manipulate SYM. 3 directly to enable and disable interrupts during normal operation, we recommend that you use the El and DI instructions for this purpose.

## INTERRUPT PENDING FUNCTION TYPES

When the interrupt service routine has executed, the application program's service routine must clear the appropriate pending bit before the return from interrupt subroutine (IRET) occurs.

## INTERRUPT PRIORITY

Because there is not an interrupt priority register in SAM88RCRI, the order of service is determined by a sequence of source which is executed in interrupt service routine.


Figure 5-2. Interrupt Function Diagram

## INTERRUPT SOURCE SERVICE SEQUENCE

The interrupt request polling and servicing sequence is as follows:

1. A source generates an interrupt request by setting the interrupt request pending bit to "1".
2. The CPU generates an interrupt acknowledge signal.
3. The service routine starts and the source's pending flag is cleared to "0" by software.
4. Interrupt priority must be determined by software polling method.

## INTERRUPT SERVICE ROUTINES

Before an interrupt request can be serviced, the following conditions must be met:
— Interrupt processing must be enabled (EI, SYM. 3 = "1")

- Interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

1. Reset (clear to "0") the global interrupt enable bit in the SYM register (DI, SYM. $3=$ " 0 ") to disable all subsequent interrupts.
2. Save the program counter and status flags to stack.
3. Branch to the interrupt vector to fetch the service routine's address.
4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, an Interrupt Return instruction (IRET) occurs. The IRET restores the PC and status flags and sets SYM. 3 to "1" (EI), allowing the CPU to process the next interrupt request.

## GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM contains the address of the interrupt service routine. Vectored interrupt processing follows this sequence:

1. Push the program counter's low-byte value to stack.
2. Push the program counter's high-byte value to stack.
3. Push the FLAGS register values to stack.
4. Fetch the service routine's high-byte address from the vector address 0000 H .
5. Fetch the service routine's low-byte address from the vector address 0001H.
6. Branch to the service routine specified by the 16 -bit vector address.

58

## S3F94C8/F94C4 INTERRUPT STRUCTURE

The S3F94C8/F94C4 microcontroller has four peripheral interrupt sources:

- PWM overflow
- Timer 0 match
- P0.0 external interrupt
- P0.1 external interrupt


Figure 5-3. S3F94C8/F94C4 Interrupt Structure

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by the related peripheral (see Table 5-1).

Table 5-1. Interrupt Source Control and Data Registers

| Interrupt Source | Register(s) | Register Location(s) |
| :--- | :--- | :--- |
| P0.0 external interrupt <br> P0.1 external interrupt | P0CONL <br> P0PND | E7H <br> E8H |
| Timer 0 match interrupt | T0CON <br> T0DATA | D2H |
|  | D1H |  |
| PWM overflow interrupt | PWMCON <br> PWMDATA <br> PWMDATA1 | F3H |
|  | F2H |  |

## SAM88RCRI INSTRUCTION SET

## OVERVIEW

The SAM88RCRI instruction set is designed to support the large register file. It includes a full complement of 8 -bit arithmetic and logic operations. There are 41 instructions. No special I/O instructions are necessary because I/O control and data registers are mapped directly into the register file. Flexible instructions for bit addressing, rotate, and shift operations complete the powerful data manipulation capabilities of the SAM88RCRI instruction set.

## REGISTER ADDRESSING

To access an individual register, an 8 -bit address in the range $0-255$ or the 4 -bit address of a working register is specified. Paired registers can be used to construct 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Chapter 2, "Address Spaces".

## ADDRESSING MODES

There are six addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), and Immediate (IM). For detailed descriptions of these addressing modes, please refer to Chapter 3, "Addressing Modes".

Table 6-1. Instruction Group Summary

## Load Instructions

| CLR | dst | Clear |
| :--- | :--- | :--- |
| LD | dst,src | Load |
| LDC | dst,src | Load program memory |
| LDE | dst,src | Load external data memory |
| LDCD | dst,src | Load program memory and decrement |
| LDED | dst,src | Load external data memory and decrement |
| LDCI | dst,src | Load program memory and increment |
| LDEI | dst,src | Load external data memory and increment |
| POP | dst | Pop from stack |
| PUSH | src | Push to stack |

## Arithmetic Instructions

| ADC | dst,src | Add with carry |
| :--- | :--- | :--- |
| ADD | $d s t$, src | Add |
| CP | $d s t, s r c$ | Compare |
| DEC | $d s t$ | Decrement |
| INC | $d s t$ | Increment |
| SBC | $d s t$, src | Subtract with carry |
| SUB | $d s t$, src | Subtract |

## Logic Instructions

| AND | dst,src | Logical AND |
| :--- | :--- | :--- |
| COM | $d s t$ | Complement |
| OR | $d s t$, src | Logical OR |
| XOR | $d s t, s r c$ | Logical exclusive OR |

Operands Instruction

## Program Control Instructions

| CALL | dst |
| :--- | :--- |
| IRET |  |
| JP | cc,dst |
| JP | dst |
| JR | cc,dst |

RET

Bit Manipulation Instructions

| TCM | dst,src |
| :--- | :--- |
| TM | dst,src |

Test complement under mask
Test under mask

Rotate and Shift Instructions
RL
dst
RLC
dst
RR
dst
RRC
dst
SRA
dst
Rotate left
Rotate left through carry
Rotate right
Rotate right through carry
Shift right arithmetic

## CPU Control Instructions

CCF
DI
El
IDLE
NOP
RCF
SCF
STOP

Call procedure
Interrupt return
Jump on condition code
Jump unconditional
Jump relative on condition code
Return

Complement carry flag
Disable interrupts
Enable interrupts
Enter Idle mode
No operation
Reset carry flag
Set carry flag
Enter stop mode

## FLAGS REGISTER (FLAGS)

The flags register FLAGS contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.4-FLAGS.7, can be tested and used with conditional jump instructions;

FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction. Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.


Figure 6-1. System Flags Register (FLAGS)

## FLAG DESCRIPTIONS

## Overflow Flag (FLAGS.4, V)

The V flag is set to " 1 " when the result of a two's-complement operation is greater than +127 or less than -128 . It is also cleared to "0" following logic operations.

## Sign Flag (FLAGS.5, S)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

## Zero Flag (FLAGS.6, Z)

For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the $Z$ flag is set to " 1 " if the result is logic zero.

## Carry Flag (FLAGS.7, C)

The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register.
Program instructions can set, clear, or complement the carry flag.

Table 6-2. Flag Notation Conventions

| Flag | Description |
| :---: | :--- |
| C | Carry flag |
| Z | Zero flag |
| S | Sign flag |
| V | Overflow flag |
| 0 | Cleared to logic zero |
| 1 | Set to logic one |
| * | Set or cleared according to operation |
| - | Value is unaffected |
| x | Value is undefined |

Table 6-3. Instruction Set Symbols

| Symbol | Description |
| :---: | :--- |
| dst | Destination operand |
| src | Source operand |
| @ | Indirect register address prefix |
| PC | Program counter |
| FLAGS | Flags register (D5H) |
| $\#$ | Immediate operand or register address prefix |
| H | Hexadecimal number suffix |
| D | Decimal number suffix |
| B | Binary number suffix |
| opc | Opcode |

Table 6-4. Instruction Notation Conventions


| Notation | Description | Actual Operand Range |
| :---: | :---: | :---: |
| cc | Condition code | See list of condition codes in Table 6-6. |
| $r$ | Working register only | Rn ( $\mathrm{n}=0-15$ ) |
| rr | Working register pair | $\operatorname{RRp}(\mathrm{p}=0,2,4, \ldots, 14)$ |
| R | Register or working register | reg or Rn (reg $=0-255, \mathrm{n}=0-15$ ) |
| RR | Register pair or working register pair | reg or $R R p$ (reg $=0-254$, even number only, where $p=0,2, \ldots, 14)$ |
| Ir | Indirect working register only | @Rn ( $\mathrm{n}=0-15$ ) |
| IR | Indirect register or indirect working register | @Rn or @reg (reg = 0-255, n=0-15) |
| Irr | Indirect working register pair only | $@ \operatorname{RRp}(\mathrm{p}=0,2, \ldots, 14)$ |
| IRR | Indirect register pair or indirect working register pair | $@ R R p$ or @reg (reg = 0-254, even only, where $p=0,2, \ldots, 14)$ |
| X | Indexed addressing mode | \#reg[Rn] (reg = 0-255, $\mathrm{n}=0-15$ ) |
| XS | Indexed (short offset) addressing mode | $\begin{aligned} & \# \text { \#addr[RRp] (addr }=\text { range }-128 \text { to }+127, \text { where } \\ & p=0,2, \ldots, 14) \end{aligned}$ |
| XL | Indexed (long offset) addressing mode | \#addr [RRp] (addr = range 0-8191, where $p=0,2, \ldots, 14)$ |
| DA | Direct addressing mode | addr (addr $=$ range 0-8191) |
| RA | Relative addressing mode | addr (addr $=$ number in the range +127 to -128 that is an offset relative to the address of the next instruction) |
| IM | Immediate addressing mode | \#data (data $=0-255$ ) |

Table 6-5. Opcode Quick Reference

| OPCODE MAP |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOWER NIBBLE (HEX) |  |  |  |  |  |  |  |  |  |
|  | - | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| U | 0 | $\begin{gathered} \text { DEC } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { DEC } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \mathrm{r} 1, \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { r1, } \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { IR2.R1 } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { R1,IM } \end{aligned}$ |  |
| P | 1 | $\begin{gathered} \text { RLC } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { RLC } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { r1,r2 } \end{aligned}$ | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{r} 1, \mathrm{I} 2 \end{aligned}$ | $\begin{gathered} \text { ADC } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \text { R1,IM } \end{gathered}$ |  |
| P | 2 | $\begin{gathered} \text { INC } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { SUB } \\ & \text { r1,r2 } \end{aligned}$ | $\begin{aligned} & \text { SUB } \\ & \text { r1, } \mathrm{r} 2 \end{aligned}$ | $\begin{gathered} \text { SUB } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{aligned} & \text { SUB } \\ & \text { R1,IM } \end{aligned}$ |  |
| E | 3 | $\begin{gathered} \text { JP } \\ \text { IRR1 } \end{gathered}$ |  | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{r} 1, \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{gathered} \text { SBC } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \text { R1,IM } \end{gathered}$ |  |
| R | 4 |  |  | $\begin{aligned} & \mathrm{OR} \\ & \mathrm{r} 1, \mathrm{r} 2 \end{aligned}$ | $\begin{aligned} & \mathrm{OR} \\ & \mathrm{r} 1, \mathrm{l} 2 \end{aligned}$ | $\begin{gathered} \mathrm{OR} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { OR } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { OR } \\ \text { R1,IM } \end{gathered}$ |  |
|  | 5 | $\begin{gathered} \text { POP } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { POP } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { r1,r2 } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { r1, } \mathrm{l} 2 \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { R2,R1 } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & \text { R1,IM } \end{aligned}$ |  |
| N | 6 | $\begin{gathered} \text { COM } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { COM } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { TCM } \\ & \text { r1,r2 } \end{aligned}$ | $\begin{aligned} & \text { TCM } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{gathered} \text { TCM } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { TCM } \\ \text { IR2,R1 } \end{gathered}$ | TCM R1,IM |  |
| I | 7 | $\begin{gathered} \text { PUSH } \\ \text { R2 } \end{gathered}$ | $\begin{aligned} & \text { PUSH } \\ & \text { IR2 } \end{aligned}$ | $\begin{gathered} \text { TM } \\ \mathrm{r} 1, \mathrm{r} 2 \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { r1, } \mathrm{l} 2 \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{gathered} \text { TM } \\ \text { R1,IM } \end{gathered}$ |  |
| B | 8 |  |  |  |  |  |  |  | $\stackrel{\mathrm{LD}}{\mathrm{r} 1, \mathrm{x}, \mathrm{r} 2}$ |
| B | 9 | $\begin{aligned} & \text { RL } \\ & \text { R1 } \end{aligned}$ | $\begin{aligned} & \text { RL } \\ & \text { IR1 } \end{aligned}$ |  |  |  |  |  | $\stackrel{\mathrm{LD}}{\mathrm{r} 2, \mathrm{x}, \mathrm{r} 1}$ |
| L | A |  |  | $\begin{gathered} \mathrm{CP} \\ \mathrm{r} 1, \mathrm{r} 2 \end{gathered}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{r} 1, \mathrm{lr} 2 \end{gathered}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{R} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \mathrm{CP} \\ \mathrm{IR} 2, \mathrm{R} 1 \end{gathered}$ | $\begin{gathered} \text { CP } \\ \text { R1,IM } \end{gathered}$ | $\begin{gathered} \text { LDC } \\ \mathrm{r} 1, \mathrm{Irr2}, \mathrm{xL} \end{gathered}$ |
| E | B | $\begin{gathered} \text { CLR } \\ \text { R1 } \end{gathered}$ | $\begin{gathered} \text { CLR } \\ \text { IR1 } \end{gathered}$ | $\begin{aligned} & \text { XOR } \\ & \text { r1,r2 } \end{aligned}$ | $\begin{aligned} & \text { XOR } \\ & \text { r1,lr2 } \end{aligned}$ | $\begin{gathered} \text { XOR } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { XOR } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{aligned} & \text { XOR } \\ & \text { R1,IM } \end{aligned}$ | $\underset{\text { r2, } \mathrm{Irr2} \text {, xL }}{\text { LDC }}$ |
|  | C | RRC R1 | RRC IR1 |  | $\underset{\text { r1,lr2 }}{\stackrel{\text { LDC }}{2}}$ |  |  |  | $\begin{gathered} \mathrm{LD} \\ \mathrm{r} 1, \mathrm{lr} 2 \end{gathered}$ |
| H | D | $\begin{gathered} \text { SRA } \\ \text { R1 } \end{gathered}$ | $\begin{aligned} & \text { SRA } \\ & \text { IR1 } \end{aligned}$ |  | $\begin{gathered} \mathrm{LDC} \\ \mathrm{r} 2, \mathrm{lr} 1 \end{gathered}$ |  |  | $\begin{gathered} \text { LD } \\ \mathrm{IR} 1, \mathrm{IM} \end{gathered}$ | $\stackrel{\text { LD }}{\mathrm{lr} 1, \mathrm{r} 2}$ |
| E | E | $\begin{aligned} & \mathrm{RR} \\ & \mathrm{R} 1 \end{aligned}$ | $\begin{aligned} & \text { RR } \\ & \text { IR1 } \end{aligned}$ | $\begin{aligned} & \text { LDCD } \\ & \text { r1, } \mathrm{lr} 2 \end{aligned}$ | $\begin{aligned} & \mathrm{LDCl} \\ & \mathrm{r} 1, \mathrm{lr} 2 \end{aligned}$ | $\begin{gathered} \text { LD } \\ \text { R2,R1 } \end{gathered}$ | $\begin{gathered} \text { LD } \\ \text { R2,IR1 } \end{gathered}$ | $\begin{gathered} \text { LD } \\ \text { R1,IM } \end{gathered}$ | $\underset{\mathrm{r} 1, \mathrm{lrr2}, \mathrm{xs}}{\mathrm{LDC}}$ |
| X | F |  |  |  |  | CALL IRR1 | $\begin{gathered} \text { LD } \\ \text { IR2,R1 } \end{gathered}$ | $\begin{aligned} & \text { CALL } \\ & \text { DA1 } \end{aligned}$ | $\begin{aligned} & \text { LDC } \\ & \text { r2, } \operatorname{lrr} 1, \mathrm{xs} \end{aligned}$ |

Table 6-5. Opcode Quick Reference (Continued)


The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Table 6-6. Condition Codes

| Binary | Mnemonic | Description | Flags Set |
| :---: | :---: | :---: | :---: |
| 0000 | F | Always false | - |
| 1000 | T | Always true | - |
| $0111{ }^{(1)}$ | C | Carry | $C=1$ |
| $1111{ }^{(1)}$ | NC | No carry | $C=0$ |
| $0110{ }^{(1)}$ | Z | Zero | $Z=1$ |
| $1110{ }^{(1)}$ | NZ | Not zero | $Z=0$ |
| 1101 | PL | Plus | $S=0$ |
| 0101 | MI | Minus | $S=1$ |
| 0100 | OV | Overflow | $V=1$ |
| 1100 | NOV | No overflow | $V=0$ |
| 0110 (1) | EQ | Equal | $Z=1$ |
| $1110{ }^{(1)}$ | NE | Not equal | $Z=0$ |
| 1001 | GE | Greater than or equal | $(\mathrm{S} \mathrm{XOR} \mathrm{V})=0$ |
| 0001 | LT | Less than | $(\mathrm{S} \mathrm{XOR} \mathrm{V})=1$ |
| 1010 | GT | Greater than | $(Z$ OR $(S$ XOR V $)$ ) $=0$ |
| 0010 | LE | Less than or equal | $(\mathrm{Z} \mathrm{OR}(\mathrm{S} \mathrm{XOR} \mathrm{V}))=1$ |
| $1111{ }^{(1)}$ | UGE | Unsigned greater than or equal | $C=0$ |
| $0111{ }^{(1)}$ | ULT | Unsigned less than | $C=1$ |
| 1011 | UGT | Unsigned greater than | $(C=0$ AND $Z=0)=1$ |
| 0011 | ULE | Unsigned less than or equal | $(\mathrm{COR} \mathrm{Z})=1$ |

## NOTES:

1. It indicates condition codes that are related to two different mnemonics but which test the same flag.

For example, $Z$ and EQ are both true if the zero flag $(Z)$ is set, but after an ADD instruction, $Z$ would probably be used; after a CP instruction, however, EQ would probably be used.
2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.

This section contains detailed information and programming examples for each instruction in the SAM87RI instruction set. Information is arranged in a consistent format for improved readability and for fast referencing. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction

71

ADC dst,src
Operation: $\quad$ dst $\leftarrow$ dst + src +c
The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected.
Two's-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z: $\quad$ Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst src |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| src |  | 2 | 4 | 12 | $r$ | $r$ |
|  |  |  |  | 6 | 13 | r | Ir |
| opc | src | dst | 3 | 6 | 14 | R | R |
|  |  |  |  | 6 | 15 | R | IR |
| opc | dst | src | 3 | 6 | 16 | R | IM |

Examples: Given: R1 $=10 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}, \mathrm{C}$ flag $=" 1$ ", register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, and register 03H = OAH:

ADC R1,R2 $\rightarrow \quad \mathrm{R} 1=14 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$
ADC R1,@R2 $\quad \rightarrow \quad \mathrm{R} 1=1 \mathrm{BH}, \mathrm{R} 2=03 \mathrm{H}$
ADC $01 \mathrm{H}, 02 \mathrm{H} \quad \rightarrow \quad$ Register 01H $=24 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$
ADC 01H,@02H $\rightarrow$ Register 01H $=2 \mathrm{BH}$, register 02H $=03 \mathrm{H}$
ADC $01 \mathrm{H}, \# 11 \mathrm{H} \quad \rightarrow \quad$ Register $01 \mathrm{H}=32 \mathrm{H}$
In the first example, destination register R1 contains the value 10 H , the carry flag is set to "1", and the source working register R2 contains the value 03H. The statement "ADC R1,R2" adds 03H and the carry flag value ("1") to the destination value 10 H , leaving 14 H in register R1.

72

ADD dst,src
Operation: $\quad \mathrm{dst} \leftarrow \mathrm{dst}+\mathrm{src}$
The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.
Z: $\quad$ Set if the result is " 0 "; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) |  | $\begin{aligned} & \text { lode } \\ & \text { src } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| src |  | 2 | 4 | 02 | r | r |
| opc |  |  |  | 6 | 03 | r | Ir |
| opc | src | dst | 3 | 6 | 04 | R | R |
|  |  |  |  | 6 | 05 | R | IR |
| opc | dst | src | 3 | 6 | 06 | R | IM |

Examples: Given: R1 $=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :
ADD R1,R2 $\rightarrow \quad \mathrm{R} 1=15 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$
ADD R1,@R2 $\rightarrow \quad$ R1 $=1 \mathrm{CH}, \mathrm{R} 2=03 \mathrm{H}$
ADD $01 \mathrm{H}, 02 \mathrm{H} \rightarrow$ Register $01 \mathrm{H}=24 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$
ADD 01H,@02H $\rightarrow \quad$ Register 01H $=2 \mathrm{BH}$, register 02H $=03 \mathrm{H}$
ADD 01H,\#25H $\rightarrow \quad$ Register 01H $=46 \mathrm{H}$
In the first example, destination working register R1 contains 12 H and the source working register R2 contains 03 H . The statement "ADD R1,R2" adds 03 H to 12 H , leaving the value 15 H in register R1.

AND dst,src
Operation: dst $\leftarrow$ dst AND src
The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags: C: Unaffected.
Z: $\quad$ Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

| opc | dst $\\| \mathrm{src}$ |
| :---: | :---: |


| Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\frac{\text { src }}{}$ |
| :---: | :---: | :---: | :---: | :---: |
| 2 | 4 | 52 | r | r |
|  | 6 | 53 | r | Ir |
| 3 | 6 | 54 | R | R |
|  | 6 | 55 | R | IR |
|  |  |  |  |  |
| 3 | 6 | 56 | R | IM |

Examples: Given: R1 = 12H, R2 = 03H, register 01H $=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :

| AND | $\mathrm{R} 1, \mathrm{R} 2$ | $\rightarrow$ | $\mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| AND | $\mathrm{R} 1, @ R 2$ | $\rightarrow$ | $\mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$ |
| AND | $01 \mathrm{H}, 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=01 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| AND | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=00 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| AND | $01 \mathrm{H}, \# 25 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=21 \mathrm{H}$ |

In the first example, destination working register R 1 contains the value 12 H and the source working register R2 contains 03H. The statement "AND R1,R2" logically ANDs the source operand 03H with the destination operand value 12 H , leaving the value 02 H in register R1.

74

CALL dst
Operation: $\quad \mathrm{SP} \quad \leftarrow \quad \mathrm{SP}-1$
$@$ SP $\leftarrow \quad \mathrm{PCL}$
$\mathrm{SP} \leftarrow \mathrm{SP}-1$
$@$ SP $\leftarrow \quad \mathrm{PCH}$
$\mathrm{PC} \leftarrow \mathrm{dst}$
The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 3 | 14 | F6 | DA |
| opc | dst | 2 | 12 | F4 | IRR |

Examples: Given: R0 $=15 \mathrm{H}, \mathrm{R} 1=21 \mathrm{H}, \mathrm{PC}=1 \mathrm{~A} 47 \mathrm{H}$, and $\mathrm{SP}=0 \mathrm{~B} 2 \mathrm{H}$ :
CALL $1521 \mathrm{H} \quad \rightarrow \quad \mathrm{SP}=0 \mathrm{OBOH}$
(Memory locations $00 \mathrm{H}=1 \mathrm{AH}, 01 \mathrm{H}=4 \mathrm{AH}$, where 4 AH is the address that follows the instruction.)
CALL @RRO $\rightarrow \quad \mathrm{SP}=0 \mathrm{BOH}(00 \mathrm{H}=1 \mathrm{AH}, 01 \mathrm{H}=49 \mathrm{H})$
In the first example, if the program counter value is 1 A 47 H and the stack pointer contains the value 0B2H, the statement "CALL 1521 H " pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 00 H . The PC is then loaded with the value 1521 H , the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RRO" produces the same result except that the 49H is stored in stack location 01 H (because the two-byte instruction format was used). The PC is then loaded with the value 1521 H , the address of the first instruction in the program sequence to be executed.

## CCF - Complement Carry Flag

CCF
Operation: $\quad \mathrm{C} \leftarrow \mathrm{NOT} \mathrm{C}$
The carry flag $(C)$ is complemented. If $C=" 1 "$, the value of the carry flag is changed to logic zero; if $C=$ " 0 ", the value of the carry flag is changed to logic one.

Flags: C: Complemented.
No other flags are affected.

Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 4 | EF |

Example: Given: The carry flag = "0":
CCF
If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.

## CLR - Clear

CLR dst
Operation: dst $\leftarrow$ "0"
The destination location is cleared to " 0 ".

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | B0 | R |

Examples: Given: Register $00 \mathrm{H}=4 \mathrm{FH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=5 \mathrm{EH}$ :

| CLR | 00 H | $\rightarrow$ | Register $00 \mathrm{H}=00 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| CLR | $@ 01 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=00 \mathrm{H}$ |

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00 H value to 00 H . In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02 H register value to 00 H .

COM dst
Operation: dst $\leftarrow$ NOT dst
The contents of the destination location are complemented (one's complement); all "1s" are changed to "0s", and vice-versa.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to "0".

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst |  |  |  | 60 |

Examples: Given: R1 = 07H and register 07H = 0F1H:

| COM | R 1 | $\rightarrow$ | $\mathrm{R} 1=0 \mathrm{~F} 8 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| COM | $@ R 1$ | $\rightarrow$ | $\mathrm{R} 1=07 \mathrm{H}$, register $07 \mathrm{H}=0 \mathrm{EH}$ |

In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07H (11110001B), leaving the new value 0EH (00001110B).

CP dst,src
Operation: dst - src
The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags: C: Set if a "borrow" occurred (src > dst); cleared otherwise.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Add dst | ode src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \\| |  | 2 | 4 | A2 | $r$ | $r$ |
|  |  |  |  | 6 | A3 | $r$ | Ir |
| opc | src | dst | 3 | 6 | A4 | R | R |
|  |  |  |  | 6 | A5 | R | IR |
| opc | dst | Src | 3 | 6 | A6 | R | IM |

Examples: 1. Given: $\mathrm{R} 1=02 \mathrm{H}$ and $\mathrm{R} 2=03 \mathrm{H}$ :
$\mathrm{CP} \quad \mathrm{R} 1, \mathrm{R} 2 \rightarrow \quad$ Set the C and S flags
Destination working register R 1 contains the value 02 H and source register R 2 contains the value 03 H . The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, $C$ and $S$ are "1".
2. Given: $\mathrm{R} 1=05 \mathrm{H}$ and $\mathrm{R} 2=0 \mathrm{AH}$ :

|  | CP | R1,R2 |
| :--- | :--- | :--- |
|  | JP | UGE,SKIP |
|  | INC | R1 |
| SKIP | LD | R3,R1 |

In this example, destination working register R 1 contains the value 05 H which is less than the contents of the source working register R2 (0AH). The statement "CP R1,R2" generates $C=$ "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06 H remains in working register R 3 .

## DEC - Decrement

DEC dst
Operation: dst $\leftarrow$ dst -1
The contents of the destination operand are decremented by one.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, dst value is $-128(80 \mathrm{H})$ and result value is + 127 (7FH); cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 00 | R |

Examples: Given: R1 = 03H and register 03H = 10H:
$\mathrm{DEC} \quad \mathrm{R} 1 \quad \rightarrow \quad \mathrm{R} 1=02 \mathrm{H}$
DEC @R1 $\rightarrow \quad$ Register 03H $=0$ FH
In the first example, if working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02 H . In the second example, the statement "DEC @R1" decrements the value 10 H contained in the destination register 03 H by one, leaving the value OFH.

## D| — Disable Interrupts

DI
Operation: $\quad$ SYM $(3) \leftarrow 0$
Bit zero of the system mode register, SYM. 3 , is cleared to " 0 ", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: | :---: |
| opc | 1 | 4 | $8 F$ |

Example: Given: SYM = 08H:

DI
If the value of the SYM register is 08 H , the statement "DI" leaves the new value 00 H in the register and clears SYM. 3 to " 0 ", disabling interrupt processing.

## EI - Enable Interrupts

81

El
Operation: $\quad$ SYM (3) $\leftarrow 1$
An El instruction sets bit 2 of the system mode register, SYM. 3 to " 1 ". This allows interrupts to be serviced as they occur. If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when you execute the El instruction.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 4 | $9 F$ |

Example: Given: SYM = 00H:

El

If the SYM register contains the value 00 H , that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 08H, enabling all interrupts. (SYM. 3 is the enable bit for global interrupt processing.)

## IDLE

Operation:
The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags: $\quad$ No flags are affected.
Format:

| $c$ | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\underline{\text { src }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |

Example: The instruction

IDLE
NOP
NOP
NOP
stops the CPU clock but not the system clock.

INC dst
Operation: $\quad$ dst $\leftarrow$ dst +1
The contents of the destination operand are incremented by one.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is dst value is $+127(7 \mathrm{FH})$ and result is $-128(80 \mathrm{H})$; cleared otherwise.

## Format:



Examples: Given: $R 0=1 \mathrm{BH}$, register $00 \mathrm{H}=0 \mathrm{CH}$, and register $1 \mathrm{BH}=0 \mathrm{FH}$ :
INC RO $\quad \rightarrow \quad$ RO $=1 \mathrm{CH}$
INC $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=0 \mathrm{DH}$
INC @RO $\rightarrow \quad$ RO $=1 \mathrm{BH}$, register $01 \mathrm{H}=10 \mathrm{H}$
In the first example, if destination working register RO contains the value 1 BH , the statement "INC R0" leaves the value 1 CH in that same register.

The next example shows the effect an INC instruction has on register 00 H , assuming that it contains the value 0 CH .

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1 BH from 0 FH to 10 H .

## IRET — Interrupt Return

IRET
IRET
Operation: FLAGS $\leftarrow @$ SP
$S P \leftarrow S P+1$
$\mathrm{PC} \leftarrow$ @SP
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
SYM(2) $\leftarrow 1$
This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).
Format:

IRET
(Normal)
opc

| Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: |
| 1 | 10 | BF |
|  | 12 |  |

JP cc,dst (Conditional)
JP dst (Unconditional)
Operation: If cc is true, PC $\leftarrow$ dst
The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: $\quad$ No flags are affected.
Format: (1)

| (2) |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cc \| opc | dst | 3 | 8 | ccD | DA |
|  |  |  |  | $\mathrm{cc}=0$ to F |  |
| opc | dst | 2 | 8 | 30 | IRR |

## NOTES:

1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the op code are both four bits.

Examples: Given: The carry flag $(C)=" 1 "$, register $00=01 \mathrm{H}$, and register $01=20 \mathrm{H}$ :

$$
\begin{array}{llll}
\mathrm{JP} & \text { C,LABEL_W } & \rightarrow & \text { LABEL_W }=1000 \mathrm{H}, \mathrm{PC}=1000 \mathrm{H} \\
\mathrm{JP} & @ 00 \mathrm{H} & \rightarrow & P C=0120 \mathrm{H}
\end{array}
$$

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C,LABEL_W" replaces the contents of the PC with the value 1000 H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00 H and 01 H , leaving the value 0120 H .

86

JR
cc,dst
Operation: If cc is true, $\mathrm{PC} \leftarrow \mathrm{PC}+$ dst
If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed (See list of condition codes).

The range of the relative address is $+127,-128$, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: $\quad$ No flags are affected.
Format:

| (note) |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst |
| :---: | :---: | :---: | :---: | :---: | :---: |
| cc \| opc | dst | 2 | 6 | ccB | RA |
|  |  |  |  | $\mathrm{cc}=0$ to F |  |

NOTE: In the first byte of the two-byte instruction format, the condition code and the op code are each four bits.

Example: Given: The carry flag = "1" and LABEL_X = 1FF7H:
JR C,LABEL_X $\rightarrow \quad$ PC = 1FF7H
If the carry flag is set (that is, if the condition code is true), the statement "JR C,LABEL_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.

LD
dst,src
Operation: dst $\leftarrow$ src
The contents of the source are loaded into the destination. The source's contents are unaffected.
Flags: No flags are affected.
Format:


Examples: Given: $R 0=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$, register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=02 \mathrm{H}$, LOOP $=30 \mathrm{H}$, and register $3 \mathrm{AH}=0 \mathrm{FFH}$ :

LD R0,\#10H $\rightarrow \quad \mathrm{RO}=10 \mathrm{H}$
LD R0,01H $\rightarrow \quad$ R0 $=20 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$
LD 01H,R0 $\rightarrow \quad$ Register $01 \mathrm{H}=01 \mathrm{H}, \mathrm{R0}=01 \mathrm{H}$
LD R1,@R0 $\rightarrow \quad \mathrm{R} 1=20 \mathrm{H}, \mathrm{R0}=01 \mathrm{H}$
LD @R0,R1 $\rightarrow \quad \mathrm{RO}=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$, register $01 \mathrm{H}=0 \mathrm{AH}$
LD $00 \mathrm{H}, 01 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=20 \mathrm{H}$, register $01 \mathrm{H}=20 \mathrm{H}$
LD $02 \mathrm{H}, @ 00 \mathrm{H} \quad \rightarrow \quad$ Register $02 \mathrm{H}=20 \mathrm{H}$, register $00 \mathrm{H}=01 \mathrm{H}$
LD $00 \mathrm{H}, \# 0 \mathrm{AH} \rightarrow \quad$ Register $00 \mathrm{H}=0 \mathrm{AH}$
LD @00H,\#10H $\rightarrow$ Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=10 \mathrm{H}$
LD @ $00 \mathrm{H}, 02 \mathrm{H} \rightarrow$ Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=02$, register $02 \mathrm{H}=02 \mathrm{H}$
LD R0,\#LOOP[R1] $\rightarrow \quad$ R0 $=0 F F H, R 1=0 A H$
LD \#LOOP[R0],R1 $\rightarrow \quad$ Register $31 \mathrm{H}=0 \mathrm{AH}, \mathrm{R0}=01 \mathrm{H}, \mathrm{R} 1=0 \mathrm{AH}$

89

## LDC/LDE - Load Memory

LDC/LDE dst,src
Operation: dst $\leftarrow$ src
This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes "lrr" or "rr" values an even number for program memory and odd an odd number for data memory.

Flags: $\quad$ No flags are affected.
Format:

|  |  |  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | opc | dst \| src |  |  | 2 | 10 | C3 | $r$ | Irr |
| 2. | opc | src \| dst |  |  | 2 | 10 | D3 | Irr | $r$ |
| 3. | opc | dst \| src | XS |  | 3 | 12 | E7 | r | XS [rr] |
| 4. | opc | src \| dst | XS |  | 3 | 12 | F7 | XS [rr] | r |
| 5. | opc | dst \| src | $X L_{L}$ | $\mathrm{XL}_{\mathrm{H}}$ | 4 | 14 | A7 | $r$ | XL [rr] |
| 6. | opc | src \| dst | $X L_{L}$ | $\mathrm{XL}_{\mathrm{H}}$ | 4 | 14 | B7 | XL [rr] | $r$ |
| 7. | opc | dst \| 0000 | $D A_{L}$ | $\mathrm{DA}_{H}$ | 4 | 14 | A7 | $r$ | DA |
| 8. | opc | src \| 0000 | $D A_{L}$ | $\mathrm{DA}_{H}$ | 4 | 14 | B7 | DA | $r$ |
| 9. | opc | dst \| 0001 | $D A_{L}$ | $\mathrm{DA}_{H}$ | 4 | 14 | A7 | r | DA |
| 10. | opc | src \| 0001 | DA ${ }_{\text {L }}$ | $\mathrm{DA}_{\mathrm{H}}$ | 4 | 14 | B7 | DA | $r$ |

NOTES:

1. The source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair $0-1$.
2. For formats 3 and 4 , the destination address "XS [rr]" and the source address "XS [rr]" are each one byte.
3. For formats 5 and 6 , the destination address "XL [rr]" and the source address "XL [rr]" are each two bytes.
4. The DA and $r$ source values for formats 7 and 8 are used to address program memory; the second set of values, used in formats 9 and 10 , are used to address data memory.

Examples: Given: R0 $=11 \mathrm{H}, \mathrm{R} 1=34 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}, \mathrm{R} 4=00 \mathrm{H}, \mathrm{R} 5=60 \mathrm{H}$; Program memory locations $0061=\mathrm{AAH}, 0103 \mathrm{H}=4 \mathrm{FH}, 0104 \mathrm{H}=1 \mathrm{~A}, 0105 \mathrm{H}=6 \mathrm{DH}$, and $1104 \mathrm{H}=88 \mathrm{H}$. External data memory locations $0061 \mathrm{H}=\mathrm{BBH}, 0103 \mathrm{H}=5 \mathrm{FH}, 0104 \mathrm{H}=2 \mathrm{AH}, 0105 \mathrm{H}=7 \mathrm{DH}$, and 1104 H $=98 \mathrm{H}$ :

| LDC | R0,@RR2 | RO $\leftarrow$ contents of program memory location 0104H $R 0=1 A H, R 2=01 H, R 3=04 H$ |
| :---: | :---: | :---: |
| LDE | R0,@RR2 | RO $\leftarrow$ contents of external data memory location 0104H $R 0=2 A H, R 2=01 H, R 3=04 H$ |
| LDC (note) | @RR2,R0 | 11 H (contents of RO ) is loaded into program memory location 0104H (RR2), <br> working registers R0, R2, R3 $\rightarrow$ no change |
| LDE | @RR2,R0 | 11 H (contents of RO ) is loaded into external data memory location 0104H (RR2), <br> working registers R0, R2, R3 $\rightarrow$ no change |
| LDC | R0,\#01H[RR4] | RO $\leftarrow$ contents of program memory location 0061 H (01H + RR4), <br> R0 $=A A H, R 2=00 H, R 3=60 H$ |
| LDE | R0,\#01H[RR4] | $\mathrm{R} 0 \leftarrow$ contents of external data memory location 0061H $(01 \mathrm{H}+\mathrm{RR} 4), \mathrm{R0}=\mathrm{BBH}, \mathrm{R} 4=00 \mathrm{H}, \mathrm{R} 5=60 \mathrm{H}$ |

LDC (note) \#01H[RR4],R0 ; 11H (contents of R0) is loaded into program memory location
; $0061 \mathrm{H}(01 \mathrm{H}+0060 \mathrm{H})$
LDE $\quad \# 01 \mathrm{H}[\mathrm{RR} 4], \mathrm{RO} \quad ; \quad 11 \mathrm{H}$ (contents of R0) is loaded into external data memory ; location $0061 \mathrm{H}(01 \mathrm{H}+0060 \mathrm{H})$

LDC R0,\#1000H[RR2] ; R0 $\leftarrow$ contents of program memory location 1104H
; $(1000 \mathrm{H}+0104 \mathrm{H}), \mathrm{RO}=88 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$
LDE $\quad$ R0,\#1000H[RR2] ; R0 $\leftarrow$ contents of external data memory location 1104H ; $(1000 \mathrm{H}+0104 \mathrm{H}), \mathrm{RO}=98 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}, \mathrm{R} 3=04 \mathrm{H}$

LDC $\quad \mathrm{R} 0,1104 \mathrm{H} \quad ; \mathrm{RO} \leftarrow$ contents of program memory location $1104 \mathrm{H}, \mathrm{RO}=88 \mathrm{H}$
LDE $\quad \mathrm{R} 0,1104 \mathrm{H} \quad ; \quad \mathrm{RO} \leftarrow$ contents of external data memory location 1104 H ,
; $\mathrm{RO}=98 \mathrm{H}$
LDC (note) $1105 \mathrm{H}, \mathrm{RO}$; 11H (contents of R0) is loaded into program memory location $1105 \mathrm{H},(1105 \mathrm{H}) \leftarrow 11 \mathrm{H}$

LDE $\quad 1105 \mathrm{H}, \mathrm{RO} \quad ; \quad 11 \mathrm{H}$ (contents of RO ) is loaded into external data memory location 1105H, (1105H) $\leftarrow 11 \mathrm{H}$

NOTE: These instructions are not supported by masked ROM type devices.

## LDCD/LDED - Load Memory and Decrement

LDCD/LDED dst,src
Operation: dst $\leftarrow$ src
$\mathrm{rr} \leftarrow \mathrm{rr}-1$
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: $\quad$ No flags are affected.

## Format:

| $c$ | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\frac{\mathrm{src}}{}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory location $1033 \mathrm{H}=0 \mathrm{CDH}$, and external data memory location $1033 \mathrm{H}=0 \mathrm{DDH}$ :

LDCD R8,@RR6 ; 0CDH (contents of program memory location 1033H) is loaded
; into R8 and RR6 is decremented by one
; $\mathrm{R} 8=0 \mathrm{CDH}, \mathrm{R} 6=10 \mathrm{H}, \mathrm{R} 7=32 \mathrm{H}(\mathrm{RR} 6 \leftarrow \mathrm{RR} 6-1)$
LDED R8,@RR6 ; 0DDH (contents of data memory location 1033H) is loaded
; into R8 and RR6 is decremented by one (RR6 $\leftarrow R R 6-1)$
; R8 = 0DDH, R6 $=10 \mathrm{H}, \mathrm{R} 7=32 \mathrm{H}$

## LDCI/LDEI - Load Memory and Increment

LDCI/LDEI dst,src
Operation: $\quad \mathrm{dst} \leftarrow$ src
$\mathrm{rr} \leftarrow \mathrm{rr}+1$
These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEI refers to external data memory. The assembler makes "Irr" even for program memory and odd for data memory.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\frac{\text { src }}{}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Examples: Given: R6 $=10 \mathrm{H}, \mathrm{R} 7=33 \mathrm{H}, \mathrm{R} 8=12 \mathrm{H}$, program memory locations $1033 \mathrm{H}=0 \mathrm{CDH}$ and $1034 \mathrm{H}=0 \mathrm{C} 5 \mathrm{H}$; external data memory locations $1033 \mathrm{H}=0 \mathrm{DDH}$ and $1034 \mathrm{H}=0 \mathrm{D} 5 \mathrm{H}$ :

LDCI R8,@RR6 ; OCDH (contents of program memory location 1033H) is loaded
; into R8 and RR6 is incremented by one (RR6 $\leftarrow R R 6+1$ )
; R8 = 0CDH, R6 = 10H, R7 = 34H
LDEI R8,@RR6 ; ODDH (contents of data memory location 1033H) is loaded
; into R8 and RR6 is incremented by one (RR6 $\leftarrow R R 6+1$ )
; R8 = 0DDH, R6 = 10H, R7 = 34H

## NOP - No Operation

NOP
Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to effect a timing delay of variable duration.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 4 | FF |

Example: When the instruction
NOP
is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.

## OR - Logical OR

94

OR dst,src
Operation: dst $\leftarrow$ dst OR src
The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a " 1 "; otherwise a " 0 " is stored.

Flags: C: Unaffected.
Z: $\quad$ Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to "0".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) |  | ode <br> src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| s |  | 2 | 4 | 42 | $r$ | $r$ |
|  |  |  |  | 6 | 43 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 44 | R | R |
|  |  |  |  | 6 | 45 | R | IR |
| opc | dst | SrC | 3 | 6 | 46 | R | IM |

Examples: Given: R0 $=15 \mathrm{H}, \mathrm{R} 1=2 \mathrm{AH}, \mathrm{R} 2=01 \mathrm{H}$, register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=37 \mathrm{H}$, and register 08H = 8AH:

OR R0,R1 $\rightarrow \quad \mathrm{RO}=3 \mathrm{FH}, \mathrm{R} 1=2 \mathrm{AH}$
OR R0,@R2 $\rightarrow \quad$ R0 $=37 \mathrm{H}, \mathrm{R} 2=01 \mathrm{H}$, register $01 \mathrm{H}=37 \mathrm{H}$
OR $\quad 00 \mathrm{H}, 01 \mathrm{H} \rightarrow \quad$ Register $00 \mathrm{H}=3 \mathrm{FH}$, register $01 \mathrm{H}=37 \mathrm{H}$
OR $\quad 01 \mathrm{H}, @ 00 \mathrm{H} \rightarrow \quad$ Register $00 \mathrm{H}=08 \mathrm{H}$, register $01 \mathrm{H}=0 \mathrm{BFH}$
OR $\quad 00 \mathrm{H}, \# 02 \mathrm{H} \rightarrow \quad$ Register $00 \mathrm{H}=\mathrm{OAH}$
In the first example, if working register R0 contains the value 15 H and register R 1 the value 2 AH , the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.

## POP — Pop From Stack

POP dst
Operation: $\quad$ dst $\leftarrow$ @SP
$\mathrm{SP} \leftarrow \mathrm{SP}+1$
The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one.

Flags: No flags affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 8 | 50 | R |

Examples: Given: Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=1 \mathrm{BH}, \mathrm{SP}(0 \mathrm{D} 9 \mathrm{H})=0 \mathrm{BBH}$, and stack register 0BBH $=55 \mathrm{H}$ :

POP $00 \mathrm{H} \rightarrow \quad$ Register $00 \mathrm{H}=55 \mathrm{H}, \mathrm{SP}=0 \mathrm{BCH}$
POP @00H $\rightarrow$ Register $00 \mathrm{H}=01 \mathrm{H}$, register $01 \mathrm{H}=55 \mathrm{H}, \mathrm{SP}=0 \mathrm{BCH}$
In the first example, general register 00 H contains the value 01 H . The statement "POP 00 H " loads the contents of location OBBH $(55 \mathrm{H})$ into destination register 00 H and then increments the stack pointer by one. Register 00 H then contains the value 55 H and the SP points to location 0 BCH .

## PUSH — Push To Stack

PUSH src

Operation: $\quad S P \leftarrow S P-1$
$@$ SP $\leftarrow$ src
A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | src | 2 | 8 | 70 | R |

Examples: Given: Register $40 \mathrm{H}=4 \mathrm{FH}$, register $4 \mathrm{FH}=0 \mathrm{AAH}, \mathrm{SP}=0 \mathrm{COH}$ :
PUSH $40 \mathrm{H} \rightarrow \quad$ Register $40 \mathrm{H}=4 \mathrm{FH}$, stack register $0 \mathrm{BFH}=4 \mathrm{FH}$, SP = OBFH

PUSH @40H $\rightarrow$ Register 40H = 4FH, register 4FH = 0AAH, stack register OBFH $=0 \mathrm{OAH}, \mathrm{SP}=0 \mathrm{BFH}$

In the first example, if the stack pointer contains the value 0 COH , and general register 40 H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0C0 to 0BFH. It then loads the contents of register 40 H into location 0BFH. Register OBFH then contains the value 4FH and SP points to location 0BFH.

## RCF - Reset Carry Flag

RCF RCF
Operation: $\quad \mathrm{C} \leftarrow 0$
The carry flag is cleared to logic zero, regardless of its previous value.
Flags: C: Cleared to "0".
No other flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 4 | CF |

Example: Given: C = "1" or "0":
The instruction RCF clears the carry flag (C) to logic zero.

RET
Operation: $\quad \mathrm{PC} \leftarrow$ @SP
$\mathrm{SP} \leftarrow \mathrm{SP}+2$
The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 8 | AF |

Example: Given: SP $=0 B C H,(S P)=101 \mathrm{AH}$, and $\mathrm{PC}=1234$ :
RET $\rightarrow \quad \mathrm{PC}=101 \mathrm{AH}, \mathrm{SP}=0 \mathrm{OBEH}$
The statement "RET" pops the contents of stack pointer location $0 B C H(10 H)$ into the high byte of the program counter. The stack pointer then pops the value in location OBDH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location OBEH.

RL dst
Operation: $\quad \mathrm{C} \leftarrow$ dst (7)
dst $(0) \leftarrow$ dst $(7)$
dst ( $\mathrm{n}+1$ ) $\leftarrow$ dst ( n ), $\mathrm{n}=0-6$
The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.


Flags: C: Set if the bit rotated from the most significant bit position (bit 7 ) was "1".
Z: Set if the result is "0"; cleared otherwise.
$\mathbf{S}$ : Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 90 | R |

Examples: Given: Register $00 \mathrm{H}=0 \mathrm{AAH}$, register $01 \mathrm{H}=02 \mathrm{H}$ and register $02 \mathrm{H}=17 \mathrm{H}$ :
RL $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=55 \mathrm{H}, \mathrm{C}=" 1 "$
RL @01H $\rightarrow \quad$ Register 01H $=02 \mathrm{H}$, register 02H $=2 \mathrm{EH}, \mathrm{C}={ }^{2} 0 "$
In the first example, if general register 00H contains the value OAAH (10101010B), the statement "RL 00 H " rotates the 0AAH value left one bit position, leaving the new value 55 H (01010101B) and setting the carry and overflow flags.

## RLC — Rotate Left Through Carry

RLC dst
Operation: $\quad$ dst $(0) \leftarrow \mathrm{C}$
$C \leftarrow$ dst (7)
dst ( $\mathrm{n}+1$ ) $\leftarrow$ dst ( n ), $\mathrm{n}=0-6$
The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.


Flags: C: Set if the bit rotated from the most significant bit position (bit 7 ) was "1".
Z: Set if the result is " 0 "; cleared otherwise.
$\mathbf{S}$ : Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

Format:

|  |  |  |  |  |  |  |  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | 10 | R |  |  |  |  |  |  |

Examples: Given: Register $00 \mathrm{H}=0 \mathrm{AAH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=17 \mathrm{H}, \mathrm{C}=$ " 0 ":
RLC $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=54 \mathrm{H}, \mathrm{C}=$ " $1 "$
RLC @01H $\rightarrow \quad$ Register 01H $=02 \mathrm{H}$, register 02H $=2 \mathrm{EH}, \mathrm{C}=$ "0"
In the first example, if general register 00H has the value OAAH (10101010B), the statement "RLC 00 H " rotates OAAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00H, leaving the value 55 H (01010101B). The MSB of register 00 H resets the carry flag to " 1 " and sets the overflow flag.

101

RR dst
Operation: $\quad \mathrm{C} \leftarrow$ dst ( 0 )
dst $(7) \leftarrow$ dst (0)
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).


Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".
Z: Set if the result is " 0 "; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | E0 | $R$ |

Examples: Given: Register $00 \mathrm{H}=31 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=17 \mathrm{H}$ :
RR $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=98 \mathrm{H}, \mathrm{C}=$ "1"
RR @ $\quad \rightarrow \quad$ Register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=8 \mathrm{BH}, \mathrm{C}=$ "1"
In the first example, if general register 00 H contains the value 31 H ( 00110001 B ), the statement " RR 00 H " rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7 , leaving the new value $98 \mathrm{H}(10011000 \mathrm{~B})$ in the destination register. The initial bit zero also resets the $C$ flag to " 1 " and the sign flag and overflow flag are also set to " 1 ".

## RRC - Rotate Right Through Carry

RRC dst
Operation: $\quad$ dst $(7) \leftarrow \mathrm{C}$
$C \leftarrow$ dst (0)
dst $(\mathrm{n}) \leftarrow \mathrm{dst}(\mathrm{n}+1), \mathrm{n}=0-6$
The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).


Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".
Z: Set if the result is "0" cleared otherwise.
$\mathbf{S}$ : Set if the result bit 7 is set; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

## Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | C 0 | R |

Examples: Given: Register $00 \mathrm{H}=55 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$, register $02 \mathrm{H}=17 \mathrm{H}$, and $\mathrm{C}={ }^{2} 0$ ":
RRC $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=2 \mathrm{AH}, \mathrm{C}=" 1 "$
RRC @01H $\rightarrow \quad$ Register 01H $=02 \mathrm{H}$, register 02H $=0 B H, C=" 1 "$
In the first example, if general register 00 H contains the value 55 H (01010101B), the statement "RRC 00 H " rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7 . This leaves the new value 2AH $(00101010 \mathrm{~B})$ in destination register 00 H . The sign flag and overflow flag are both cleared to " 0 ".

SBC
Subtract With Carry

SBC dst,src
Operation: $\quad$ dst $\leftarrow d s t-\operatorname{src}-c$
The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags: C: Set if a borrow occurred (src > dst); cleared otherwise.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Add dst | $\begin{aligned} & \text { ode } \\ & \text { src } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| sr |  | 2 | 4 | 32 | r | r |
|  |  |  |  | 6 | 33 | r | Ir |
| opc | src | dst | 3 | 6 | 34 | R | R |
|  |  |  |  | 6 | 35 | R | IR |
| opc | dst | src | 3 | 6 | 36 | R | IM |

Examples: Given: R1 $=10 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}, \mathrm{C}=" 1$ ", register $01 \mathrm{H}=20 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, and register 03H = OAH:

| SBC | $R 1, R 2$ | $\rightarrow$ | $R 1=0 C H, R 2=03 H$ |
| :--- | :--- | :--- | :--- |
| SBC | $R 1, @ R 2$ | $\rightarrow$ | $R 1=05 H, R 2=03 H$, register $03 H=0 A H$ |
| SBC | $01 H, 02 H$ | $\rightarrow$ | Register $01 H=1 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$ |
| SBC | $01 \mathrm{H}, @ 02 \mathrm{H}$ | $\rightarrow$ | Register $01 \mathrm{H}=15 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ |
| SBC | $01 \mathrm{H}, \# 8 A H$ | $\rightarrow$ | Register $01 \mathrm{H}=95 \mathrm{H} ; \mathrm{C}, \mathrm{S}$, and $V=" 1 "$ |

In the first example, if working register R1 contains the value 10 H and register R 2 the value 03 H , the statement "SBC R1,R2" subtracts the source value ( 03 H ) and the C flag value ("1") from the destination $(10 \mathrm{H})$ and then stores the result $(0 \mathrm{CH})$ in register R1.

## SCF - Set Carry Flag

SCF
Operation: $\quad C \leftarrow 1$
The carry flag (C) is set to logic one, regardless of its previous value.

Flags: C: Set to "1".
No other flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) |
| :---: | :---: | :---: | :---: |
| opc | 1 | 4 | DF |

Example: The statement
SCF
sets the carry flag to logic one.

## SRA - Shift Right Arithmetic

SRA dst
Operation: $\quad$ dst $(7) \leftarrow$ dst (7)
$C \leftarrow \operatorname{dst}(0)$
dst $(\mathrm{n}) \leftarrow$ dst $(\mathrm{n}+1), \mathrm{n}=0-6$
An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.


Flags: C: Set if the bit shifted from the LSB position (bit zero) was "1".
Z: Set if the result is " 0 "; cleared otherwise.
$\mathbf{S}$ : Set if the result is negative; cleared otherwise.
V: Always cleared to " 0 ".
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst | 2 | 4 | D0 | R |

Examples: Given: Register $00 \mathrm{H}=9 \mathrm{AH}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{BCH}$, and $\mathrm{C}=$ " 1 ":
SRA $\quad 00 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=0 \mathrm{CD}, \mathrm{C}=$ " $0 "$
SRA @02H $\rightarrow$ Register 02H = 03H, register 03H = 0DEH, C = "0"
In the first example, if general register 00H contains the value 9AH (10011010B), the statement "SRA 00 H " shifts the bit values in register 00 H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDH (11001101B) in destination register 00H.

STOP
Operation: The STOP instruction stops the both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or External interrupt input. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: $\quad$ No flags are affected.
Format:

|  | Bytes | Cycles | Opcode <br> (Hex) | Addr Mode <br> dst | $\underline{\text { src }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |

Example: The statement
LD STOPCON, \#0A5H
STOP
NOP
NOP
NOP
halts all microcontroller operations. When STOPCON register is not \#0A5H value, if you use STOP instruction, PC is changed to reset address.

## SUB - Subtract

107

SUB dst,src
Operation: dst $\leftarrow$ dst - src
The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags: C: Set if a "borrow" occurred; cleared otherwise.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) | Addr Mode dst src |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| src |  | 2 | 4 | 22 | $r$ | $r$ |
|  |  |  |  | 6 | 23 | $r$ | Ir |
| opc | src | dst | 3 | 6 | 24 | R | R |
|  |  |  |  | 6 | 25 | R | IR |
| opc | dst | SrC | 3 | 6 | 26 | R | IM |

Examples: Given: R1 $=12 \mathrm{H}, \mathrm{R} 2=03 \mathrm{H}$, register $01 \mathrm{H}=21 \mathrm{H}$, register $02 \mathrm{H}=03 \mathrm{H}$, register $03 \mathrm{H}=0 \mathrm{AH}$ :
SUB R1,R2 $\quad \rightarrow \quad$ R1 $=0 \mathrm{FH}, \mathrm{R} 2=03 \mathrm{H}$
SUB R1,@R2 $\rightarrow \quad$ R1 = 08H, R2 = 03H
SUB $01 \mathrm{H}, 02 \mathrm{H} \rightarrow$ Register 01H $=1 \mathrm{EH}$, register 02H $=03 \mathrm{H}$
SUB $01 \mathrm{H}, @ 02 \mathrm{H} \rightarrow$ Register 01H $=17 \mathrm{H}$, register 02H $=03 \mathrm{H}$
SUB $\quad 01 \mathrm{H}, \# 90 \mathrm{H} \quad \rightarrow \quad$ Register $01 \mathrm{H}=91 \mathrm{H} ; \mathrm{C}, \mathrm{S}$, and $\mathrm{V}={ }^{2} 1 "$
SUB $01 \mathrm{H}, \# 65 \mathrm{H} \rightarrow$ Register 01H $=0 B C H ; C$ and $S=" 1 ", \mathrm{~V}={ }^{0} 0$
In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03 H , the statement "SUB R1,R2" subtracts the source value ( 03 H ) from the destination value $(12 \mathrm{H})$ and stores the result $(\mathrm{OFH})$ in destination register R 1 .

## TCM — Test Complement Under Mask

108

TCM dst,src
Operation: (NOT dst) AND src
This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero $(Z)$ flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always cleared to " 0 ".

## Format:

|  |  |  | Bytes | Cycles | Opcode (Hex) |  | ode <br> src |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| opc | dst \| src |  | 2 | 4 | 62 | r | $r$ |
|  |  |  |  | 6 | 63 | $r$ | Ir |
| opc | src $\quad$ dst |  | 3 | 6 | 64 | R | R |
|  |  |  | 6 | 65 | R | IR |
| opc | dst | Src |  | 3 | 6 | 66 | R | IM |

Examples: Given: R0 $=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=12 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

TCM R0,R1 $\rightarrow \quad$ R0 $=0 \mathrm{OC7H}, \mathrm{R1}=02 \mathrm{H}, \mathrm{Z}={ }^{2} 1 "$
TCM R0,@R1 $\rightarrow \quad$ RO $=0 C 7 H, R 1=02 H$, register $02 H=23 H, Z=" 0 "$
TCM $00 \mathrm{H}, 01 \mathrm{H} \rightarrow$ Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}, \mathrm{Z}=$ "1"
TCM $00 \mathrm{H}, @ 01 \mathrm{H} \rightarrow$ Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$,
register 02H = 23H, Z = "1"
TCM $00 \mathrm{H}, \# 34 \quad \rightarrow \quad$ Register $00 \mathrm{H}=2 \mathrm{BH}, \mathrm{Z}={ }^{2} 0 "$
In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02 H ( 00000010 B ), the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the $Z$ flag is set to logic one and can be tested to determine the result of the TCM operation.

## TM - Test Under Mask

109

TM dst,src
Operation: dst AND src
This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a " 1 " bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero $(Z)$ flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.
Z: $\quad$ Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to " 0 ".

## Format:



Examples: Given: R0 $=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=18 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

| TM | R0,R1 | $\rightarrow$ | $\mathrm{RO}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{Z}=$ "0" |
| :---: | :---: | :---: | :---: |
| TM | R0,@R1 | $\rightarrow$ | $\mathrm{R} 0=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}$, register $02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=$ "0" |
| TM | 00H,01H | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}, \mathrm{Z}=$ "0" |
| TM | 00H,@01H | $\rightarrow$ | $\begin{aligned} & \text { Register } 00 \mathrm{H}=2 \mathrm{BH}, \text { register } 01 \mathrm{H}=02 \mathrm{H}, \\ & \text { register } 02 \mathrm{H}=23 \mathrm{H}, \mathrm{Z}=" 0 " \end{aligned}$ |
| TM | 00H,\#54H | $\rightarrow$ | Register $00 \mathrm{H}=2 \mathrm{BH}, \mathrm{Z}=$ "1" |

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value $02 \mathrm{H}(00000010 \mathrm{~B})$, the statement "TM R0,R1" tests bit one in the destination register for a " 0 " value. Because the mask value does not match the test bit, the $Z$ flag is cleared to logic zero and can be tested to determine the result of the TM operation.

## XOR - Logical Exclusive OR

110

XOR dst,src
Operation: dst $\leftarrow$ dst XOR src
The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored.

Flags: C: Unaffected.
Z: $\quad$ Set if the result is "0"; cleared otherwise.
S: Set if the result bit 7 is set; cleared otherwise.
V: Always reset to "0".

## Format:



Examples: Given: $\mathrm{R0}=0 \mathrm{C} 7 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}, \mathrm{R} 2=18 \mathrm{H}$, register $00 \mathrm{H}=2 \mathrm{BH}$, register $01 \mathrm{H}=02 \mathrm{H}$, and register $02 \mathrm{H}=23 \mathrm{H}$ :

XOR R0,R1 $\rightarrow \quad \mathrm{RO}=0 \mathrm{C} 5 \mathrm{H}, \mathrm{R} 1=02 \mathrm{H}$
XOR R0,@R1 $\rightarrow \quad$ R0 $=0 E 4 H, R 1=02 H$, register $02 \mathrm{H}=23 \mathrm{H}$
XOR $00 \mathrm{H}, 01 \mathrm{H} \rightarrow \quad$ Register $00 \mathrm{H}=29 \mathrm{H}$, register $01 \mathrm{H}=02 \mathrm{H}$
XOR $00 \mathrm{H}, @ 01 \mathrm{H} \rightarrow$ Register $00 \mathrm{H}=08 \mathrm{H}$, register 01H $=02 \mathrm{H}$, register $02 \mathrm{H}=23 \mathrm{H}$
XOR $00 \mathrm{H}, \# 54 \mathrm{H} \quad \rightarrow \quad$ Register $00 \mathrm{H}=7 \mathrm{FH}$
In the first example, if working register R0 contains the value 0C7H and if register R1 contains the value $02 H$, the statement "XOR R0,R1" logically exclusive-ORs the $R 1$ value with the $R 0$ value and stores the result $(0 \mathrm{C} 5 \mathrm{H})$ in the destination register R 0 .

## NOTES

112

## 7

## CLOCK CIRCUIT

## OVERVIEW

By smart option (3FH. 1 - . 0 in ROM), user can select internal RC oscillator, external RC oscillator, or external oscillator. In using internal oscillator, XIN (P1.0), XOUT (P1.1) can be used by normal I/O pins. An internal RC oscillator source provides a typical 3.2 MHz or 0.5 MHz (in VDD $=5 \mathrm{~V}$ ) depending on smart option.

An external RC oscillation source provides a typical 4MHz clock for S3F94C8/F94C4. An internal capacitor supports the RC oscillator circuit. An external crystal or ceramic oscillation source provides a maximum 10 MHz clock. The XIN and XOUT pins connect the oscillation source to the on-chip clock circuit. Simplified external RC oscillator and crystal/ceramic oscillator circuits are shown in Figures 7-1 and 7-2. When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.


Figure 7-1. Main Oscillator Circuit (RC Oscillator with Internal Capacitor)


Figure 7-2. Main Oscillator Circuit (Crystal/Ceramic Oscillator)

## MAIN OSCILLATOR LOGIC

To increase processing speed and to reduce clock noise, non-divided logic is implemented for the main oscillator circuit. For this reason, very high-resolution waveforms (square signal edges) must be generated in order for the CPU to efficiently process logic operations.

## CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect clock oscillation as follows:

- In Stop mode, the main oscillator "freezes", halting the CPU and peripherals. The contents of the register file and current system register values are retained. Stop mode is released, and the oscillator started, by a reset operation or by an external interrupt with RC-delay noise filter (for S3F94C8/F94C4, INT0-INT1).
- In Idle mode, the internal clock signal is gated off to the CPU, but not to interrupt control and the timer. The current CPU status is preserved, including stack pointer, program counter, and flags. Data in the register file is retained. Idle mode is released by a reset or by an interrupt (external or internally-generated).


## SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in location D4H. It is read/write addressable and has the following functions:

- Oscillator IRQ wake-up function enable/disable (CLKCON.7)
- Oscillator frequency divide-by value: non-divided, 2, 8, or 16 (CLKCON. 4 and CLKCON.3)

The CLKCON register controls whether or not an external interrupt can be used to trigger a Stop mode release (This is called the "IRQ wake-up" function). The IRQ wake-up enable bit is CLKCON.7.

After a reset, the external interrupt oscillator wake-up function is enabled, and the $\mathrm{f}_{\mathrm{OSC}} / 16$ (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to $\mathrm{f}_{\mathrm{OSc}}, \mathrm{f}_{\mathrm{OSc}} / 2$ or $\mathrm{f}_{\mathrm{OSC}} / 8$.

System Clock Control Register (CLKCON)
D4H, R/W


Figure 7-3. System Clock Control Register (CLKCON)


NOTE: An external interrupt (with RC-delay noise filter) can be used to release stop mode and "wake-up" the main oscillator.
In the S3F94C8/F94C4, the INT0-INT1 external interrupts are of this type.

Figure 7-4. System Clock Circuit Diagram

## RESET AND POWER-DOWN

## SYSTEM RESET

## OVERVIEW

By smart option (3EH. 7 in ROM), user can select internal RESET (LVR) or external RESET. In using internal RESET (LVR), nRESET pin (P1.2) can be used by normal I/O pin.

The S3F94C8/F94C4 can be RESET in four ways:

- by external power-on-reset
- by the external nRESET input pin pulled low
- by the digital watchdog peripheral timing out
— by Low Voltage Reset (LVR)
During a external power-on reset, the voltage at $\mathrm{V}_{\mathrm{DD}}$ is High level and the nRESET pin is forced to Low level. The nRESET signal is input through a Schmitt trigger circuit where it is then synchronized with the CPU clock. This brings the S3F94C8/F94C4 into a known operating status. To ensure correct start-up, the user should take care that nRESET signal is not released before the $\mathrm{V}_{\mathrm{DD}}$ level is sufficient to allow MCU operation at the chosen frequency.

The nRESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance in order to allow time for internal CPU clock oscillation to stabilize. The minimum required oscillation


When a reset occurs during normal operation (with both $\mathrm{V}_{\mathrm{DD}}$ and nRESET at High level), the signal at the nRESET pin is forced Low and the Reset operation starts. All system and peripheral control registers are then set to their default hardware Reset values (see Table 8-1).

The MCU provides a watchdog timer function in order to ensure graceful recovery from software malfunction. If watchdog timer is not refreshed before an end-of-counter condition (overflow) is reached, the internal reset will be activated.

The on-chip Low Voltage Reset, features static Reset when supply voltage is below a reference value (Typ. 1.9, $2.3,3.0,3.6,3.9 \mathrm{~V}$ ). Thanks to this feature, external reset circuit can be removed while keeping the application safety. As long as the supply voltage is below the reference value, there is a internal and static RESET. The MCU can start only when the supply voltage rises over the reference value.

When you calculate power consumption, please remember that a static current of LVR circuit should be added a CPU operating current in any operating modes such as Stop, Idle, and normal RUN mode when LVR enable in Smart Option.


Watchdog RESET


NOTES:

1. The target of voltage detection level is the one you selected at smart option 3EH.
2. BGR is Band Gap voltage Reference

Figure 8-1. Low Voltage Reset Circuit

## NOTE

To program the duration of the oscillation stabilization interval, you must make the appropriate settings to the basic timer control register, BTCON, before entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing "1010B" to the upper nibble of BTCON.

## External RESET pin

When the nRESET pin transiting from $\mathrm{V}_{\mathrm{IL}}$ (low input level of reset pin) to $\mathrm{V}_{\mathrm{IH}}$ (high input level of reset pin), the reset pulse is generated.


Figure 8-2. Recommended External RESET Circuit

119

## MCU Initialization Sequence

The following sequence of events occurs during a Reset operation:

- All interrupts are disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0-2 are set to input mode
- Peripheral control and data registers are disabled and reset to their initial values (see Table 8-1).
- The program counter is loaded with the ROM reset address, 0100 H .
- When the programmed oscillation stabilization time interval has elapsed, the address stored in ROM location 0100 H (and 0101 H ) is fetched and executed.


Figure 8-3. Reset Block Diagram


Figure 8-4. Timing for S3F94C8/F94C4 After RESET

# S3F94C8/S3F94C4 Product Specification 

## POWER-DOWN MODES

## STOP MODE

Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than $4 \mu \mathrm{~A}$ except that the LVR(Low Voltage Reset) is enable. All system functions are halted when the clock "freezes", but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a nRESET signal or by an external interrupt.

NOTE: Before execute the STOP instruction, must set the STPCON register as "10100101b".

## Using RESET to Release Stop Mode

Stop mode is released when the nRESET signal is released and returns to High level. All system and peripheral control registers are then Reset to their default values and the contents of all data registers are retained. A Reset operation automatically selects a slow clock ( f Osc/16) because CLKCON. 3 and CLKCON. 4 are cleared to "00B". After the oscillation stabilization interval has elapsed, the CPU executes the system initialization routine by fetching the 16 -bit address stored in ROM locations 0100 H and 0101 H .

## Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop mode (Clock-related external interrupts cannot be used). External interrupts INT0-INT1 in the S3F94C8/F94C4 interrupt structure meet this criterion.

Note that when Stop mode is released by an external interrupt, the current values in system and peripheral control registers are not changed. When you use an interrupt to release Stop mode, the CLKCON. 3 and CLKCON. 4 register values remain unchanged, and the currently selected clock value is used. If you use an external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must put the appropriate value to BTCON register before entering Stop mode.

The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop mode is executed.

## IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In Idle mode, CPU operations are halted while select peripherals remain active. During Idle mode, the internal clock signal is gated off to the CPU, but not to interrupt logic and timer/counters. Port pins retain the mode (input or output) they had at the time Idle mode was entered.

There are two ways to release Idle mode:

1. Execute a Reset. All system and peripheral control registers are Reset to their default values and the contents of all data registers are retained. The Reset automatically selects a slow clock (fosc/16) because CLKCON. 3 and CLKCON. 4 are cleared to "OOB". If interrupts are masked, a Reset is the only way to release Idle mode.
2. Activate any enabled interrupt, causing Idle mode to be released. When you use an interrupt to release Idle mode, the CLKCON. 3 and CLKCON. 4 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. Following the IRET from the service routine, the instruction immediately following the one that initiated Idle mode is executed.

## NOTES

1. Only external interrupts that are not clock-related can be used to release stop mode. To release Idle mode, however, any type of interrupt (that is, internal or external) can be used.
2. Before enter the STOP or IDLE mode, the ADC must be disabled. Otherwise, the STOP or IDLE current will be increased significantly.
PS031501-0813

## HARDWARE RESET VALUES

Table 8-1 lists the values for CPU and system registers, peripheral control registers, and peripheral data registers following a Reset operation in normal operating mode.
— A "1" or a " 0 " shows the Reset bit value as logic one or logic zero, respectively.

- An "x" means that the bit value is undefined following a reset.
- A dash ("-") means that the bit is either not used or not mapped.

Table 8-1. Register Values After a Reset

| Register Name | Mnemonic | Address \& Location |  | RESET Value (Bit) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Address | R/W | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Timer 0 counter register | TOCNT | DOH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Timer 0 data register | TODATA | D1H | R/W | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| Timer 0 control register | TOCON | D2H | R/W | 0 | 0 | - | - | 0 | - | 0 | 0 |
| Location D3H is not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Clock control register | CLKCON | D4H | R/W | 0 | - | - | 0 | 0 | - | - | - |
| System flags register | FLAGS | D5H | R/W | x | x | x | x | - | - | - | - |
| Locations D6H-D8H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| Stack pointer register | SP | D9H | R/W | x | x | x | x | x | x | x | x |
| Location DAH is not mapped |  |  |  |  |  |  |  |  |  |  |  |
| MDS special register | MDSREG | DBH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic timer control register | BTCON | DCH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Basic timer counter | BTCNT | DDH | R | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Test mode control register | FTSTCON | DEH | W | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
| System mode register | SYM | DFH | R/W | - | - | - | - | 0 | 0 | 0 | 0 |

NOTE: - : Not mapped or not used, x : undefined

## S3F94C8/S3F94C4 Product Specification

Table 8-1. Register Values After a Reset (Continued)

| Register Name | Mnemonic | Address Hex | R/W | Bit Values After RESET |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Port 0 data register | P0 | EOH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 1 data register | P1 | E1H | R/W | - | - | - | - | - | 0 | 0 | 0 |
| Port 2 data register | P2 | E2H | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| Locations E3H-E5H are not mapped |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Port 0 control register (High byte) | POCONH | E6H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 control register | POCON | E7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 0 interrupt pending register | POPND | E8H | R/W | - | - | - | - | 0 | 0 | 0 | 0 |
| Port 1 control register | P1CON | E9H | R/W | 0 | 0 | - | - | 0 | 0 | 0 | 0 |
| Port 2 control register (High byte) | P2CONH | EAH | R/W | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Port 2 control register (Low byte) | P2CONL | EBH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Flash memory control register | FMCON | ECH | R/W | 0 | 0 | 0 | 0 | 0 | - | - | 0 |
| Flash memory user programming enable register | FMUSR | EDH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Flash memory sector address register (high byte) | FMSECH | EEH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Flash memory sector address register (low byte) | FMSECL | EFH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM data register 1 | PWMDATA1 | FOH | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM extension register | PWMEX | F1H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM data register | PWMDATA | F2H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| PWM control register | PWMCON | F3H | R/W | 0 | 0 | - | 0 | 0 | 0 | 0 | 0 |
| STOP control register | STOPCON | F4H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Locations F5H-F6H are not mapped

| A/D control register | ADCON | F7H | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A/D converter data register (High) | ADDATAH | F8H | R | x | x | x | x | x | x | x | x |
| A/D converter data register (Low) | ADDATAL | F9H | R | 0 | 0 | 0 | 0 | 0 | 0 | X | x |

NOTE: - : Not mapped or not used, x : undefined

123
;--------------<< Interrupt Vector Address >>
ORG 0000H

VECTOR 00H,INT_94C4 ; S3F94C8/F94C4 has only one interrupt vector
;--------------<< Smart Option >>
ORG 003CH

DB $00 \mathrm{H} \quad$; 003 CH , must be initialized to 0
DB 00H ; 003DH, must be initialized to 0
DB 0E7H ; 003EH, enable LVR (2.3 V)
DB 03H ; 003FH, internal RC (3.2 MHz in $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$
;--------------<< Initialize System and Peripherals >>
ORG 0100H
RESET: DI ; disable interrupt
LD BTCON,\#10100011B ; Watch-dog disable
LD CLKCON,\#00011000B ; Select non-divided CPU clock
LD SP,\#OCOH ; Stack pointer must be set

| LD | POCONH,\#10101010B | $;$ |  |
| :--- | :--- | :--- | :--- |
| LD | POCONL,\#10101010B | $;$ | P0.0-P0.7 push-pull output |
| LD | P1CON,\#00001010B | $;$ | P1.0-P1.1 push-pull output |
| LD | P2CONH,\#01001010B | $;$ |  |
| LD | P2CONL, \#10101010B | $;$ | P2.0-P2.6 push-pull output |


;--------------<< Main loop >>



LED_DISPLAY: NOP
-
-
RET

JOB: NOP
-
-
-
RET
;--------------<< Interrupt Service Routines >> ; Interrupt enable bit and pending bit check

INT_94C4: TM T0CON,\#00000010B
Timer0 interrupt enable check
JR Z,NEXT_CHK1
TM TOCON, \#00000001B ; If timer0 interrupt was occurred,
JP NZ,INT_TIMERO ; TOCON. 0 bit would be set.

NEXT_CHK1:
TM PWMCOM,\#00000010B ; PWM overflow interrupt enable check
JR Z,NEXT_CHK2
TM POPND,\#00000001B ;
JP NZ,PWMOVF_INT ;

NEXT_CHK2:
TM POPND,\#00000010B ; INTO interrupt enable check
JR Z,NEXT_CHK3 ;
TM POPND,\#00000001B ;
JP NZ,INTO_INT ;

NEXT_CHK3:
TM POPND,\#00001000B ; INT1 interrupt enable check
JP Z,END_INT ;
TM POPND,\#00000100B
JP NZ,INT1_INT ;
IRET ; Interrupt return

END_INT ; IRET
;--------------< Timer0 interrupt service routine >
INT_TIMERO:
-
AND TOCON,\#11110110B ; Pending bit clear
IRET ; Interrupt return
;--------------< PWM overflow interrupt service routine >
PWMOVF_INT:
-
AND PWMCON,\#11110110B ; Pending bit clear
IRET ; Interrupt return

```
;-------------< External interrupt0 service routine >
INTO_INT: •
    AND POPND,#11111110B ; INTO Pending bit clear
    IRET ; Interrupt return
;--------------< External interrupt1 service routine >
INT1_INT: •
    AND POPND,#11111011B ; INT1 Pending bit clear
    IRET ; Interrupt return
    •
    END
```

128

## I/O PORTS

## OVERVIEW

The S3F94C8/F94C4 has three I/O ports: with 18 pins total. You access these ports directly by writing or reading port data register addresses.

All ports can be configured as LED drive. (High current output: typical 10 mA )

Table 9-1. S3F94C8/F94C4 Port Configuration Overview

| Port | Function Description | Programmability |
| :---: | :--- | :---: |
| 0 | Bit-programmable I/O port for Schmitt trigger input or push-pull output. <br> Pull-up resistors are assignable by software. Port O pins can also be used <br> as alternative function. (ADC input, external interrupt input). | Bit |
| 1 | Bit-programmable I/O port for Schmitt trigger input or push-pull, open- <br> drain output. Pull-up or pull-down resistors are assignable by software. <br> Port 1 pins can also oscillator input/output or reset input by smart option. <br> P1.2 is input only. | Bit |
| 2 | Bit-programmable I/O port for Schmitt trigger input or push-pull, open- <br> drain output. Pull-up resistor are assignable by software. Port 2 can also <br> be used as alternative function (ADC input, CLO, TO clock output) | Bit |

## PORT DATA REGISTERS

Table 9-2 gives you an overview of the port data register names, locations, and addressing characteristics. Data registers for ports 0-2 have the structure shown in Figure 9-1.

Table 9-2. Port Data Register Summary

| Register Name | Mnemonic | Hex | R/W |
| :--- | :---: | :---: | :---: |
| Port 0 data register | P0 | E0H | R/W |
| Port 1 data register | P1 | E1H | R/W |
| Port 2 data register | P2 | E2H | R/W |

NOTE: A reset operation clears the P0-P2 data register to " 00 H ".


Figure 9-1. Port Data Register Format

Port 0 is a bit-programmable, general-purpose, I/O ports. You can select normal input or push-pull output mode. In addition, you can configure a pull-up resistor to individual pins using control register settings.
It is designed for high-current functions such as LED direct drive. Part 0 pins can also be used as alternative functions (ADC input, external interrupt input and PWM output).

Two control resisters are used to control Port 0: P0CONH (E6H) and P0CONL (E7H).
You access port 0 directly by writing or reading the corresponding port data register, P 0 (EOH).


NOTE: I/O pins have protection diodes through VdD and Vss.

| Mode | Input Data |
| :---: | :---: |
| Output | D0 |
| Input | D1 |

Figure 9-2. Port 0 Circuit Diagram


Figure 9-3. Port 0 Control Register (POCONH, High Byte)

## Port 0 Control Register (Low Byte)

E7H, R/W

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## [.7-.6] Port 0, P0.3/ADC3 Configuration Bits

00 = Schmitt trigger input
01 = Schmitt trigger input; pull-up enable
10 = Push-pull output
11 = A/D converter input (ADC3); Schmitt trigger input off

## [.5-.4] Port 0, P0.2/ADC2 Configuration Bits

$00=$ Schmitt trigger input
01 = Schmitt trigger input; pull-up enable
10 = Push-pull output
11 = A/D converter input (ADC2); Schmitt trigger input off
[.3-.2] Port 0, P0.1/ADC1/INT1 Configuration Bits
$00=$ Schmitt trigger input/falling edge interrupt input
01 = Schmitt trigger input; pull-up enable/falling edge interrupt inf
10 = Push-pull output
11 = A/D converter input (ADC1); Schmitt trigger input off

## [.1-.0] Port 0, P0.0/ADC0/INTO Configuration Bits

$00=$ Schmitt trigger input/falling edge interrupt input
01 = Schmitt trigger input; pull-up enable/falling edge interrupt ink
10 = Push-pull output
11 = A/D converter input (ADC0); Schmitt trigger input off

Figure 9-4. Port 0 Control Register (POCONL, Low Byte)

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## [.7-.4] Not used for S3F94C8/F94C4

[.3] Port 0.1/ADC1/INT1, Interrupt Enable Bit
$0=$ INT1 falling edge interrupt disable
$1=$ INT1 falling edge interrupt enable
[.2] Port 0.1/ADC1/INT1, Interrupt Pending Bit
$0=$ No interrupt pending (when read)
$0=$ Pending bit clear (when write)
$1=$ Interrupt is pending (when read)
$1=$ No effect (when write)
[.1] Port 0.0/ADC0/INTO, Interrupt Enable Bit
$0=$ INT0 falling edge interrupt disable
$1=$ INTO falling edge interrupt enable
[.0] Port 0.0/ADC0/INTO, Interrupt Pending Bit
$0=$ No interrupt pending (when read)
$0=$ Pending bit clear (when write)
$1=$ Interrupt is pending (when read)
$1=$ No effect (when write)

Figure 9-5. Port 0 Interrupt Pending Registers (POPND)

Port 1, is a 3-bit I/O port with individually configurable pins. It can be used for general I/O port (Schmitt trigger input mode, push-pull output mode or n-channel open-drain output mode). In addition, you can configure a pull-up and pull-down resistor to individual pin using control register settings. It is designed for high-current functions such as LED direct drive.P1.0, P1.1 are used for oscillator input/output by smart option. Also, P1.2 is used for RESET pin by smart option (LVR disable ).

NOTE: When P1.2 is configured as a general I/O port, it can be used only for Schmitt trigger input. P1.2 is also shared with VPP pin for Flash Programming, so it have intrinsic internal pull-down resistor (about 300Kohm), Please consider about the pull-down resistor when it used as I/O port.

One control register is used to control port 1: P1CON (E9H).You address port 1 bits directly by writing or reading the port 1 data register, P1 (E1H). When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.


Figure 9-6. Port 1 Circuit Diagram

Port 1 Control Register E9H, R/W

MSB | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

[.7] Port 1.1 N-Channel Open-Drain Enable Bit
$0=$ Configure P1.1 as a push-pull output
1 = Configure P1.1 as a n-channel open-drain output
[.6] Port 1.0 N-Channel Open-Drain Enable Bit
$0=$ Configure P1.0 as a push-pull output
1 = Configure P1.0 as a N-channel open-drain output
[.5-.4] Not used for S3F94C8/F94C4
[.3-.2] Port 1, P1.1 Configuration Bits
00 = Schmitt trigger input;
01 = Schmitt trigger input; pull-up enable
10 = Push-pull output
11 = Schmitt trigger input; pull-down enable
[.1-.0] Port 1, P1.0 Configuration Bits
00 = Schmitt trigger input;
01 = Schmitt trigger input; pull-up enable
10 = Push-pull output
11 = Schmitt trigger input; pull-down enable

NOTE: 1.When you use external oscillator, P1.0, P1.1 must be set to output port to prevent current consumption.
2. when you enable LVR in smart option, P1.2(nRESET/VPP) can be and can only be used as input port.

Figure 9-7. Port 1 Control Register (P1CON)

## PORT 2

136

Port 2 is a 7-bit I/O port with individually configurable pins. It can be used for general I/O port (Schmitt trigger input mode, push-pull output mode or N-channel open-drain output mode). You can also use some pins of port 2 ADC input, CLO output and TO clock output. In addition, you can configure a pull-up resistor to individual pins using control register settings. It is designed for high-current functions such as LED direct drive.

You address port 2 bits directly by writing or reading the port 2 data register, $\mathrm{P} 2(\mathrm{E} 2 \mathrm{H})$. The port 2 control register, P2CONH and P2CONL is located at addresses EAH, EBH respectively.


Figure 9-8. Port 2 Circuit Diagram

Port 2 Control Register (High Byte) EAH, R/W

MSB | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LSB |  |  |  |  |  |  |

[.7] Not sued for S3F94C8/F94C4
[.6-.4] Port 2, P2.6/ADC8/CLO Configuration Bits
000 = Schmitt trigger input; pull-up enable
001 = Schmitt trigger input
$01 \mathrm{x}=\mathrm{ADC}$ input
$100=$ Push-pull output
101 = Open-drain output; pull-up enable
110 = Open-drain output
111 = Alternative function; CLO output
[.3-.2] Port 2, P2.5 Configuration Bits
$00=$ Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output
[.1-.0] Port 2, P2.4 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output
NOTE: When noise problem is important issue, you had better not use CLO output

Figure 9-9. Port 2 Control Register (P2CONH, High Byte)

Port 2 Control Register (Low Byte) EBH, R/W

MSB | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## [.7-.6] Port 2, P2.3 Configuration Bits

00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output
[.5-.4] Port 2, P2.2 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output
[.3-.2] Port 2, P2.1 Configuration Bits
00 = Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = Open-drain output
[.1-.0] Port 2, P2.0 Configuration Bits
$00=$ Schmitt trigger input; pull-up enable
01 = Schmitt trigger input
10 = Push-pull output
11 = T0 match output

Figure 9-10. Port 2 Control Register (P2CONL, Low Byte)

## BASIC TIMER and TIMER 0

## MODULE OVERVIEW

The S3F94C8/F94C4 has two default timers: an 8-bit basic timer, one 8-bit general-purpose timer/counter, called timer 0 .

## Basic Timer (BT)

You can use the basic timer (BT) in two different ways:

- As a watchdog timer to provide an automatic Reset mechanism in the event of a system malfunction.
- To signal the end of the required oscillation stabilization interval after a Reset or a Stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (fosc divided by 4096, 1024, or 128) with multiplexer
- 8-bit basic timer counter, BTCNT (DDH, read-only)
- Basic timer control register, BTCON (DCH, read/write)


## Timer 0

Timer 0 has the following functional components:

- Clock frequency divider (fosc divided by 4096, 256, 8, or fosc) with multiplexer
- 8-bit counter (TOCNT), 8-bit comparator, and 8-bit data register (TODATA)
- Timer 0 control register (TOCON)


## BASIC TIMER (BT)

## BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function.

A Reset clears BTCON to " 00 H ". This enables the watchdog function and selects a basic timer clock frequency of $\mathrm{f}_{\mathrm{OSC}} / 4096$. To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7-BTCON.4.

The 8-bit basic timer counter, BTCNT, can be cleared during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers for both the basic timer input clock and the timer 0 clock, you write a "1" to BTCON. 0 .


NOTE: When you write a 1 to BTCON. 0 (or BTCON.1), the basic timer divider (or basic timer counter) is cleared. The bit is then cleared automatically to 0 .

Figure 10-1. Basic Timer Control Register (BTCON)

## BASIC TIMER FUNCTION DESCRIPTION

## Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a Reset by setting BTCON.7-BTCON. 4 to any value other than "1010B" (The "1010B" value disables the watchdog function). A Reset clears BTCON to " 00 H ", automatically enabling the watchdog timer function. A Reset also selects the oscillator clock divided by 4096 as the BT clock.

A Reset whenever a basic timer counter overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a Reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8 -bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a Reset is triggered automatically.

## Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a Reset or when Stop mode has been released by an external interrupt.

In Stop mode, whenever a Reset or an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of $\mathrm{f}_{\mathrm{OSC}} / 4096$ (for Reset), or at the rate of the preset clock source (for an external interrupt). When BTCNT. 7 is set, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when Stop mode is released:

1. During Stop mode, an external power-on Reset or an external interrupt occurs to trigger the Stop mode release and oscillation starts.
2. If an external power-on Reset occurred, the basic timer counter will increase at the rate of $\mathrm{f}_{\mathrm{Osc}} / 4096$. If an external interrupt is used to release Stop mode, the BTCNT value increases at the rate of the preset clock source.
3. Clock oscillation stabilization interval begins and continues until bit 7 of the basic timer counter is set.
4. When a BTCNT. 7 is set, normal CPU operation resumes.

Figure 10-2 and 10-3 shows the oscillation stabilization time on RESET and STOP mode release


Figure 10-2. Oscillation Stabilization Time on RESET


NOTE: Duration of the oscillator stabilzation wait time, t wAIT, it is released by an interrupt is determined by the setting in basic timer control register, BTCON.

| BTCON.3 | BTCON.2 | t WAIT | t WAIT (When fosc is $\mathbf{1 0} \mathbf{~ M H z )}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $(4096 \times 128) /$ fosc | 52.4 ms |
| 0 | 1 | $(1024 \times 128) /$ fosc | 13.1 ms |
| 1 | 0 | $(128 \times 128) / f o s c$ | 1.63 ms |
| 1 | 1 | Invalid setting | - |

Figure 10-3. Oscillation Stabilization Time on STOP Mode Release

145
$\square^{\circ}$ PROGRAMMING TIP - Configuring the Basic Timer

This example shows how to configure the basic timer to sample specification.

|  | ORG <br> VECTOR | $\mathrm{OOOOH}$ | S3F94C8/F94C4 has only one interrupt vector |
| :---: | :---: | :---: | :---: |
| ;--------------<< Smart Option >> |  |  |  |
|  | ORG | 003CH |  |
|  | DB | OOH | 003CH, must be initialized to 0 |
|  | DB | 00H | 003DH, must be initialized to 0 |
|  | DB | 0E7H | 003EH, enable LVR ( 2.3 V ) |
|  | DB | 03H | 003FH, internal RC ( 3.2 MHz in $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ ) |
| ;-------------<< Initialize System and Peripherals >> |  |  |  |
|  | ORG | 0100H |  |
| RESET: | DI |  | Disable interrupt |
|  | LD | CLKCON, \#00011000B | Select non-divided CPU clock |
|  | LD | SP, \#OCOH | Stack pointer must be set |
|  | - |  |  |
|  | - |  |  |
|  | LD | BTCON,\#02H | Enable watchdog function |
|  |  |  | Basic timer clock: fosc/4096 |
|  |  |  | Basic counter (BTCNT) clear |
|  | - |  |  |
|  | - |  |  |
|  | - |  |  |
|  | El |  | Enable interrupt |
| ;-------------<< Main loop >> |  |  |  |
| MAIN: | - |  |  |
|  | LD | BTCON, \#02H | Enable watchdog function Basic counter (BTCNT) clear |
|  | - |  |  |
|  | - |  |  |
|  | JR | T, MAIN |  |
|  |  |  |  |
| ;--------------<< Interrupt Service Routines >> |  |  |  |
| INT_94C4: | - |  | Interrupt enable bit and pending bit check |
|  | - |  |  |
|  | IRET |  | Pending bit clear |
|  | - |  |  |
|  | . |  |  |
|  | END |  |  |

## TIMER 0 CONTROL REGISTERS (TOCON)

The timer 0 control register, TOCON, is used to select the timer 0 operating mode (interval timer) and input clock frequency, to clear the timer 0 counter, and to enable the T0 match interrupt. It also contains a pending bit for T0 match interrupts.

A Reset clears TOCON to " 00 H ". This sets timer 0 to normal interval timer mode, selects an input clock frequency of $\mathrm{f}_{\mathrm{OSC}} / 4096$, and disables the T0 match interrupts. The T0 counter can be cleared at any time during normal operation by writing a " 1 " to TOCON. 3 .


Figure 10-4. Timer 0 Control Registers (TOCON)

## Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the Timer 0 reference data register, TODATA. The match signal generates a Timer 0 match interrupt (TOINT, vector 00 H ) and then clears the counter. If, for example, you write the value " 10 H " to TODATA, the counter will increment until it reaches " 10 H ". At this point, the Timer 0 interrupt request is generated; the counter value is reset and counting resumes.


NOTE: TOCON. 3 is not auto-cleared, you must pay attention when clear pending bit (refer to P10-12)

Figure 10-5. Simplified Timer 0 Function Diagram (Interval Timer Mode)


Figure 10-6. Timer 0 Timing Diagram


Figure 10-7. Basic Timer and Timer 0 Block Diagram

150

## PROGRAMMING TIP1 - Configuring Timer 0 (Interval Mode)

The following sample program sets Timer 0 to interval timer mode.

|  | ORG | 0000H |  |
| :---: | :---: | :---: | :---: |
|  | VECTOR | 00H, INT_94C4 | S3F94C8/F94C4 has only one interrupt vector |
|  | ORG | 003CH |  |
|  | DB | 00H | 003 CH , must be initialized to 0 |
|  | DB | 00H | 003DH, must be initialized to 0 |
|  | DB | 0E7H | 003EH, enable LVR (2.3 V) |
|  | DB | 03H | 003FH, internal RC (3.2 MHz in $\left.\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$ |
|  | ORG | 0100H |  |
| RESET: | DI |  | Disable interrupt |
|  | LD | BTCON,\#10100011B | Watchdog disable |
|  | LD | CLKCON,\#00011000B | Select non-divided CPU clock |
|  | LD | SP,\#OCOH | Set stack pointer |
|  | LD | P0CONH,\#10101010B |  |
|  | LD | P0CONL,\#10101010B | P0.0-0.7 push-pull output |
|  | LD | P1CON,\#00001010B | P1.0-P1.1 push-pull output |
|  | LD | P2CONH,\#01001010B |  |
|  | LD | P2CONL,\#10101010B | P2.0-P2.6 push-pull output |

;--------------<< Timer 0 settings >>
LD TODATA, \#50H ; CPU $=3.2 \mathrm{MHz}$, interrupt interval $=4 \mathrm{msec}$

LD TOCON, \#01001010B ; fosc $/ 256$, Timer 0 interrupt enable
;--------------<< Main loop >>
MAIN: NOP ; Start main loop
-
-
-
CALL LED_DISPLAY ; Sub-block module
-
-
CALL JOB ; Sub-block module

LED_DISPLAY: NOP
-
-
RET
JOB:
NOP
-
-
RET
;--------------<< Interrupt Service Routines >>
 PWM (PULSE WIDTH MODULATION)

## OVERVIEW

This microcontroller has the PWM circuit. The PWM can be configured as one of these three resolutions:

- 8bit resolution: 6-bit base + 2-bit extension
- 12bit resolution: 6-bit base +6 -bit extension
- 14bit resolution: 8-bit base +6 -bit extension

These three resolutions are mutually exclusive; only one resolution can work at any time. And which resolution is used is selected by PWMEX.1-.0.

The operation of all PWM circuit is controlled by a single control register, PWMCON.
The PWM counter is an incrementing counter. It is used by the PWM circuits. To start the counter and enable the PWM circuits, you set PWMCON. 2 to "1". If the counter is stopped, it retains its current count value; when restarted, it resumes counting from the retained count value. When there is a need to clear the counter you set PWMCON. 3 to "1".

You can select a clock for the PWM counter by set PWMCON.6-7. Clocks which you can select are fosc $/ 64$, $\mathrm{f}_{\mathrm{OSC}} / 8, \mathrm{f}_{\mathrm{OSC}} / 2, \mathrm{f}_{\mathrm{OSC}} / 1$.

## FUNCTION DESCRIPTION

## PWM

The PWM circuits have the following components:

- PWM mode selection (PWMEX.1-.0)
- Base comparator and extension cycle circuit
- Base reference data registers (PWMDATA, PWMDATA1)
- Extension data registers (PWMEX)
- PWM output pins (P0.6/PWM)


## PWM Counter

The PWM counter is an incrementing counter comprised of a lower base counter and an upper extension counter.
To determine the PWM module's base operating frequency, the lower base counter is compared to the PWM base data register value. In order to achieve higher resolutions, the extension bits of the upper counter can be used to modulate the "stretch" cycle. To control the "stretching" of the PWM output duty cycle at specific intervals, the extended counter value is compared with the value that you write to the module's extension bits.

PWM (duty) data consist of base data bits and extension data bits; determine the output value generated by the PWM circuit. For each PWM resolution, the location of base data bits and extension data bits are different combination of register PWMDATA (F2H), PWMDATA1 (FOH) and PWMEX (F1H):

- 8bit resolution, 6 -bit base +2 -bit extension:

■ Base 6 data bits: PWMDATA.7-. 2
■ Extension 2 bits: PWMDATA.1-. 0

- 12bit resolution, 6-bit base + 6-bit extension:

■ Base 6 data bits: PWMDATA1.5-. 0
■ Extension 6 bits: PWMEX.7-. 2

- 14bit resolution, 8 -bit base +6 -bit extension:

■ Base 8 data bits: PWMDATA1.7-.0.
■ Extension 6 bits: PWMEX.7-. 2

PWMDATA1
FOH, Reset: 00H


PWMDATA F2H, Reset: 00 H


PWMEX
F1H, Reset: 00H


PWMEX.1-. 0 (base/ext control):
' x 0 ' $=8$-bit resolution: Base 0 (PWMDATA.7-.2) + Ext 0 (PWMDATA.1-.0)
'01' = 12-bit resolution: Base 1 (PWMDATA1.5-.0) + Ext 1 (PWMEX.7-.2) '11' = 14-bit resolution: Base 2 (PWMDATA1.7-.0) + Ext 1 (PWMEX.7-.2)

Reset Value $=$ ' 00 ’ $(8$-bit resolution selected $)$.

Figure 11-1. PWM Data and Extension Registers
To program the required PWM output, you load the appropriate initialization values into the data registers (PWMDATA) and the extension registers (PWMEX). To start the PWM counter, or to resume counting, you set PWMCON. 2 to "1".

A reset operation disables all PWM output. The current counter value is retained when the counter stops. When the counter starts, counting resumes at the retained value.

The timing characteristic of PWM output is based on the $\mathrm{f}_{\mathrm{OSC}}$ clock frequency. The PWM counter clock value is determined by the setting of PWMCON.6-.7.

Table 11-1. PWM Control and Data Registers

| Register Name | Mnemonic | Address |  |
| :--- | :---: | :---: | :--- |
| PWM data registers | PWMDATA | F2H | FWM waveform output setting registers. |
|  | PWMDATA1 | F0H |  |
|  | PWMEX | F1H |  |
| PWM control registers | PWMCON | F3H | PWM counter stop/start (resume), and <br> foSC clock settings |

## PWM Function Description

The PWM output signal toggles to Low level whenever the lower base counter matches the reference value stored in the module's data register (PWMDATA). If the value in the PWMDATA register is not zero, an overflow of the lower counter causes the PWM output to toggle to High level. In this way, the reference value written to the data register determines the module's base duty cycle.

The value in the extension counter is compared with the extension settings in the extension data bits. This extension counter value, together with extension logic and the PWM module's extension bits, is then used to "stretch" the duty cycle of the PWM output. The "stretch" value is one extra clock period at specific intervals, or cycles (see Table 11-2).

If, for example, in 8 -bit base +6 -bit extension mode, the value in the extension register is ' $04 \mathrm{H}^{\prime}$ ', the 32 nd cycle will be one pulse longer than the other 63 cycles. If the base duty cycle is $50 \%$, the duty of the 32nd cycle will therefore be "stretched" to approximately $51 \%$ duty. For example, if you write 80 H to the extension register, all odd-numbered cycles will be one pulse longer. If you write FCH to the extension register, all cycles will be stretched by one pulse except the 64th cycle. PWM output goes to an output buffer and then to the corresponding PWM output pin. In this way, you can obtain high output resolution at high frequencies.

- 6-bit base + 2-bit extension mode:

Table 11-2. PWM output "stretch" Values for Extension Data bits Ext0 (PWMDATA.1-.0)

| PWMDATA Bit (Bit1-Bit0) | "Stretched" Cycle Number |
| :---: | :---: |
| 00 | - |
| 01 | 2 |
| 10 | 1,3 |
| 11 | $1,2,3$ |



Figure 11-2. PWM Basic Waveform (6-bit base)


Figure 11-3. Extended PWM Waveform (6-bit base + 2-bit extension)

## - 6-bit base + 6-bit extension mode:

Table 11-3. PWM output "stretch" Values for Extension Data bits Ext1 (PWMEX.7-.2)

| PWMEX Bit | "Stretched" Cycle Number |
| :---: | :---: |
| 7 | $1,3,5,7,9, \ldots, 55,57,59,61,63$ |
| 6 | $2,6,10,14, \ldots, 50,54,58,62$ |
| 5 | $4,12,20, \ldots, 44,52,60$ |
| 4 | $8,24,40,56$ |
| 3 | 16,48 |
| 2 | 32 |



Figure 11-4. PWM Basic Waveform (6-bit base)


Figure 11-5. Extended PWM Waveform (6-bit base + 6-bit extension)

159

- 8-bit base + 6-bit extension mode:

Table 11-4. PWM output "stretch" Values for Extension Data bits Ext1 (PWMEX.7-2)

| PWMEX Bit | "Stretched" Cycle Number |
| :---: | :---: |
| 7 | $1,3,5,7,9, \ldots, 55,57,59,61,63$ |
| 6 | $2,6,10,14, \ldots, 50,54,58,62$ |
| 5 | $4,12,20, \ldots, 44,52,60$ |
| 4 | $8,24,40,56$ |
| 3 | 16,48 |
| 2 | 32 |



Figure 11-6. PWM Basic Waveform (8-bit base)


Figure 11-7. PWM Basic Waveform (8-bit base + 6-bit extension)

## PWM CONTROL REGISTER (PWMCON)

The control register for the PWM module, PWMCON, is located at register address F3H. PWMCON is used for all three PWM resolutions. Bit settings in the PWMCON register control the following functions:

- PWM counter clock selection
- PWM data reload interval selection
- PWM counter clear
- PWM counter stop/start (or resume) operation
- PWM counter overflow (upper counter overflow) interrupt control

A reset clears all PWMCON bits to logic zero, disabling the entire PWM module.


Note: 1.PWMCON. 3 is not auto-cleared. You must pay attention when clear pending bit. (refer to page 11-12).
2. PWMCON. 5 should always be set to ' 0 '.

Figure 11-8. PWM Control Register (PWMCON)

162

## PWM EXTENSION REGISTER (PWMEX)

The extension register for the PWM module, PWMEX, is located at register address F1H. PWMEX are used for resolution selection and extension bits of $6+6$ and $8+6$ resolution. Bit settings in the PWMEX register control the following functions:

- PWM Extension bits for 6+6 resolution and 8+6 resolution mode
- PWM resolution selection.

A reset clears all PWMEX bits to logic zero, choose 6+2 as default resolution, no extension.


Note: Only one resolution mode can work at any time.

Figure 11-9. PWM Extension Register (PWMEX)


Base data for 6+6 resolution
PWMDATA1 MSB

| .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LSB

Base data for 8+6 resolution

Figure 11-10. PWM Data Register (PWMDATA)


Figure 11-12. PWM Module Functional Block Diagram

| ;---------------<< Interrupt Vector Address >> |
| :--- | :--- |
| VECTOR 00 H, INT_94C4 |$\quad ;$ S3F94C8/F94C4 interrupt vector

;--------------<< Initialize System and Peripherals >> ORG 0100H
RESET: DI ; disable interrupt
LD BTCON,\#10100011B ; Watchdog disable
-
-

LD PWMEX,\#00000000B ; Configure PWM as 6-bit base +2-bit extension
LD POCONH,\#10011010B ; Configure P0.6 PWM output
LD PWMCON,\#00000110B ; fosc $/ 64$, counter/interrupt enable
AND PWMEX,\#00000011B ; set extension bits as 00( basic output)
LD PWMDATA,\#80H ;
-
-
El ; Enable interrupt
;--------------<< Main loop >>
MAIN:


INT_94C4: ; 94C4 interrupt service routine
-
AND PWMCON,\#11110110B ; pending bit clear
IRET
-
-
END

## A/D CONVERTER

## OVERVIEW

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the nine input channels to equivalent 10-bit digital values. The analog input level must lie between the $V_{D D}$ and $\mathrm{V}_{\mathrm{SS}}$ values. The A/D converter has the following components:

- Analog comparator with successive approximation logic
- D/A converter logic
- ADC control register (ADCON)
- Nine multiplexed analog data input pins (ADC0-ADC8)
- 10-bit A/D conversion data output register (ADDATAH/L):

To initiate an analog-to-digital conversion procedure, you write the channel selection data in the A/D converter control register ADCON to select one of the nine analog input pins (ADCn, $\mathrm{n}=0-8$ ) and set the conversion start or enable bit, ADCON.O. The read-write ADCON register is located at address F7H.

During a normal conversion, ADC logic initially sets the successive approximation register to 200 H (the approximate half-way point of a 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10 -bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the channel selection bit value (ADCON.7-4) in the ADCON register. To start the A/D conversion, you should set a the enable bit, ADCON.O. When a conversion is completed, ACON.3, the end-of-conversion (EOC) bit is automatically set to 1 and the result is dumped into the ADDATA register where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATA before another conversion starts. Otherwise, the previous result will be overwritten by the next conversion result.

## NOTE

Because the ADC does not use sample-and-hold circuitry, it is important that any fluctuations in the analog level at the ADC0-ADC8 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to circuit noise, will invalidate the result.

## USING A/D PINS FOR STANDARD DIGITAL INPUT

The ADC module's input pins are alternatively used as digital input in port 0 and P2.6.

## A/D CONVERTER CONTROL REGISTER (ADCON)

The A/D converter control register, ADCON, is located at address F7H. ADCON has four functions:

- Bits 7-4 select an analog input pin (ADC0-ADC8).
- Bit 3 indicates the status of the A/D conversion.
- Bits 2-1 select a conversion speed.
- Bit 0 starts the $\mathrm{A} / \mathrm{D}$ conversion.

Only one analog input channel can be selected at a time. You can dynamically select any one of the nine analog input pins (ADC0-ADC8) by manipulating the 4-bit value for ADCON.7-ADCON.4.


Figure 12-1. A/D Converter Control Register (ADCON)

## INTERNAL REFERENCE VOLTAGE LEVELS

168
In the ADC function block, the analog input voltage level is compared to the reference voltage. The analog input level must remain within the range $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.
Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first bit conversion is always $1 / 2 \mathrm{~V}_{\mathrm{DD}}$.


Figure 12-2. A/D Converter Circuit Diagram

ADDATAH \begin{tabular}{l}

MSB | .7 | .6 | .5 | .4 | .3 | .2 | .1 | .0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |  |  | <br>

ADDATAL
\end{tabular}

Figure 12-3. A/D Converter Data Register (ADDATAH/L)


Figure 12-4. A/D Converter Timing Diagram

## CONVERSION TIMING

The A/D conversion process requires 4 steps ( 4 clock edges) to convert each bit and 10 clocks to step-up A/D conversion. Therefore, total of 50 clocks is required to complete a 10 -bit conversion: With a 10 MHz CPU clock frequency, one clock cycle is $400 \mathrm{~ns}(4 / \mathrm{fxx})$. If each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

4 clocks/bit x 10-bits + step-up time ( 10 clock) $=50$ clocks
50 clock $\mathrm{x} 400 \mathrm{~ns}=20 \mu \mathrm{~s}$ at 10 MHz , 1 clock time $=4 / \mathrm{fxx}$ (assuming ADCON. $2-.1=10$ )

## INTERNAL A/D CONVERSION PROCEDURE

170

1. Analog input must remain between the voltage range of $V_{S S}$ and $V_{D D}$.
2. Configure the analog input pins to input mode by making the appropriate settings in POCONH, POCONL and P2CONH registers.
3. Before the conversion operation starts, you must first select one of the nine input pins (ADCO-ADC8) by writing the appropriate value to the ADCON register.
4. When conversion has been completed, ( 50 clocks have elapsed), the EOC flag is set to " 1 ", so that a check can be made to verify that the conversion was successful.
5. The converted digital value is loaded to the output register, ADDATAH (8-bit) and ADDATAL (2-bit), and then the ADC module enters an idle state.
6. The digital conversion result can now be read from the ADDATAH and ADDATAL register.


Figure 12-5. Recommended A/D Converter Circuit for Highest Absolute Accuracy


VECTOR 00H, INT_TIMERO ; S3F94C8/F94C4 has only one interrupt vector
;--------------<<< Smart Option >>

|  | ORG | 003CH |  |
| :---: | :---: | :---: | :---: |
|  | DB | 000H | 003 CH , must be initialized to 0 |
|  | DB | 000H | 003DH, must be initialized to 0 |
|  | DB | OFFH | 003EH, enable LVR |
|  | DB | 003H | 003FH, internal RC oscillator |
|  | ORG | 0100H |  |
| RESET: | DI |  | disable interrupt |
|  | LD | BTCON,\#10100011B | Watchdog disable |
|  | - |  |  |
|  | - |  |  |
|  | LD | P0CONH,\#11111111B | Configure P0.4-P0.7 AD input |
|  | LD | P0CONL,\#11111111B | Configure P0.0-P0.3 AD input |
|  | LD | P2CONH,\#00100000B | Configure P2.6 AD input |
|  | El |  | Enable interrupt |

;--------------<< Main loop >>

| MAIN: | CALL <br> JR | AD_CONV <br> t, MAIN | Subroutine for AD conversion |
| :---: | :---: | :---: | :---: |
| AD_CONV: | LD | ADCON, \#00000001B | Select analog input channel $\rightarrow$ P0.0 select conversion speed $\rightarrow \mathrm{f}_{\mathrm{OSc}} / 16$ set conversion start bit |

NOP
; If you select conversion speed to $\mathrm{f}_{\mathrm{OSC}} / 16$
; at least one NOP must be included


S3F94C8/S3F94C4
Product Specification

## NOTES

# EMBEDDED FLASH MEMROY INTERFACE 

## OVERVIEW

The S3F94C8/F94C4 has an on-chip flash memory internally instead of masked ROM. The flash memory is accessed by instruction 'LDC'. This is a sector erasable and a byte programmable flash. User can program the data in a flash memory area any time you want. The S3F94C8/F94C04's embedded 8K/4K-byte memory has two operating features as below:

- Tool Program Mode: Refer to the chapter 16. S3F94C8/F94C4 FLASH MCU
- User Program Mode


## Flash ROM Configuration

The S3F94C8/F94C4 flash memory consists of 64 sectors (S3F94C8) or 32sectors (S3F94C4). Each sector consists of 128 bytes. So, the total size of flash memory is $64 \times 128$ ( 8 KB ) or $32 \times 128$ bytes ( 4 KB ). User can erase the flash memory by a sector unit at a time and write the data into the flash memory by a byte unit at a time.

- $8 \mathrm{~K} / 4 \mathrm{~K}$ byte Internal flash memory
- Sector size: 128-Bytes
- 10years data retention
- Fast programming Time:

Sector Erase: 8 ms (min)
Byte Program: 25us (min)

- Byte programmable
- User programmable by 'LDC' instruction
- Sector (128-Bytes) erase available
- Endurance: 10,000 Erase/Program cycles (min)


## Tool Program Mode

This mode is for erasing and programming full area of flash memory by external programming tools. The 5 pins of S3F94C8/F94C4 are connected to a programming tool and then internal flash memory of S3F94C8/F94C4 can be programmed by Serial OTP/MTP Tools, SPW2 plus single programmer or GW-PRO2 gang programmer and so on. The other modules except flash memory module are at a reset state. This mode doesn't support the sector erase but chip erase (all flash memory erased at a time) and two protection modes (Hard lock protection/ Read protection). The read protection mode is available only in tool program mode. So in order to make a chip into read protection, you need to select a read protection option when you write a program code to a chip in tool program mode by using a programming tool. After read protect, all data of flash memory read " 00 ". This protection is released by chip erase execution in the tool program mode.

Table 13-1. Descriptions of Pins Used to Read/Write the Flash in Tool Program Mode

| Main Chip <br> Pin Name | During Programming |  |  |  |
| :--- | :---: | :--- | :---: | :--- |
|  | Pin Name | Pin No. | I/O | Function |
| P0.1 | SDAT | $18(20-\mathrm{pin})$ <br> $14(16-\mathrm{pin})$ | I/O | Serial data pin (output when reading, Input <br> when writing) Input and push-pull output port <br> can be assigned |
| P0.0 | SCLK | $19(20-\mathrm{pin})$ <br> $15(16-\mathrm{pin})$ | I | Serial clock pin (input only pin) |
| RESET/P1.2 | $\mathrm{V}_{\mathrm{PP}}$ | 4 | I | Power supply pin for Tool mode entering <br> (indicates that MTP enters into the Tool <br> mode). When 11 V is applied, MTP is in Tool <br> mode. |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $20(20-\mathrm{pin}), 16(16-\mathrm{pin})$ <br> $1(20-\mathrm{pin}), 1(16-\mathrm{pin})$ | I | Logic power supply pin. |

## User Program Mode

This mode supports sector erase, byte programming, byte read and one protection mode (Hard Lock Protection). The S3F94C8/F94C4 has the internal pumping circuit to generate high voltage. To program a flash memory in this mode several control registers will be used.

There are four kind functions in user program mode - programming, reading, sector erase, and one protection mode (Hard lock protection).

## FLASH MEMORY CONTROL REGISTERS (USER PROGRAM MODE)

## FLASH MEMORY CONTROL REGISTER (FMCON)

FMCON register is available only in user program mode to select the flash memory operation mode; sector erase, byte programming, and to make the flash memory into a hard lock protection.


Figure 13-1. Flash Memory Control Register (FMCON)
The bit 0 of FMCON register (FMCON.0) is a bit for the operation start of Erase and Hard Lock Protection. Therefore, operation of Erase and Hard Lock Protection is activated when you set FMCON. 0 to "1". If you write FMCON. 0 to 1 for erasing, CPU is stopped automatically for erasing time (min. 4 ms ). After erasing time, CPU is restarted automatically. When you read or program a byte data from or into flash memory, this bit is not needed to manipulate.

## FLASH MEMORY USER PROGRAMMING ENABLE REGISTER (FMUSR)

The FMUSR register is used for a safe operation of the flash memory. This register will protect undesired erase or program operation from malfunctioning of CPU caused by an electrical noise. After reset, the user-programming mode is disabled, because the value of FMUSR is "00000000B" by reset operation. If necessary to operate the flash memory, you can use the user programming mode by setting the value of FMUSR to "10100101B". The other value of " 10100101 B ", user program mode is disabled.


Figure 13-2. Flash Memory User Programming Enable Register (FMUSR)

177

## FLASH MEMORY SECTOR ADDRESS REGISTERS

There are two sector address registers for the erase or programming flash memory. The FMSECL (Flash Memory
Sector Address Register Low Byte) indicates the low byte of sector address and FMSECH (Flash Memory Address Sector Register High Byte) indicates the high byte of sector address. The FMSECH is needed for S3F94C8/F94C4 because it has 64/32 sectors.

One sector consists of 128-bytes. Each sector's address starts XX00H or XX80H, that is, a base address of sector is XX00H or XX80H. So bit. $6-.0$ of FMSECL don't mean whether the value is ' 1 ' or ' 0 '. We recommend that it is the simplest way to load the sector base address into FMSECH and FMSECL register. When programming the flash memory, user should program after loading a sector base address, which is located in the destination address to write data into FMSECH and FMSECL register. If the next operation is also to write one byte data, user should check whether next destination address is located in the same sector or not. In case of other sectors, user should load sector address to FMSECH and FMSECL Register according to the sector. (Refer to page 13-12 PROGRAMMING TIP - Programming)

Flash Memory Sector Address Register (FMSECH) EEH, R/W


Flash Memory Sector Address(High Byte)

NOTE: The High- Byte flash memory sector address pointer value is the higher eight bits of the 16 -bit pointer address.

Figure 13-3. Flash Memory Sector Address Register (FMSECH)

Flash Memory Sector Address Register (FMSECL)
EFH, R/W


Flash Memory Sector Address(Low Byte)
NOTE: The Low- Byte flash memory sector address pointer value is the lower eight bits of the 16 -bit pointer address.

Figure 13-4. Flash Memory Sector Address Register (FMSECL)

## SECTOR ERASE

178

User can erase a flash memory partially by using sector erase function only in user program mode. The only unit of flash memory to be erased in the user program mode is a sector.
The program memory of S3F94C8/F94C4 8K/4Kbytes flash memory is divided into 64/32 sectors. Every sector has all 128 -byte sizes. So the sector to be located destination address should be erased first to program a new data (one byte) into flash memory. Minimum 4ms' delay time for the erase is required after setting sector address and triggering erase start bit (FMCON.0). Sector erase is not supported in tool program modes (MDS mode tool or programming tool).


Figure 13-5. Sector Configurations in User Program Mode

## The Sector Erase Procedure in User Program Mode

1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
2. Set Flash Memory Sector Address Register (FMSECH and FMSECL).
3. Set Flash Memory Control Register (FMCON) to "10100001B".
4. Set Flash Memory User Programming Enable Register (FMUSR) to "000000000".


Figure 13-6. Sector Erase Flowchart in User Program Mode

## NOTES

1. If user erases a sector selected by Flash Memory Sector Address Register FMSECH and FMSECL, FMUSR should be enabled just before starting sector erase operation. And to erase a sector, Flash Operation Start Bit of FMCON register is written from operation stop '0' to operation start ' 1 '. That bit will be cleared automatically just after the corresponding operation completed. In other words, when S3F94C8/F94C4 is in the condition that flash memory user programming enable bits is enabled and executes start operation of sector erase, it will get the result of erasing selected sector as user's a purpose and Flash Operation Start Bit of FMCON register is also clear automatically.
2. If user executes sector erase operation with FMUSR disabled, FMCON. 0 bit, Flash Operation Start Bit, remains 'high', which means start operation, and is not cleared even though next instruction is executed. So user should be careful to set FMUSR when executing sector erase, for no effect on other flash sectors.

## Case1. Erase one sector

ERASE_ONESECTOR:

LD FMUSR,\#OA5H ; User program mode enable
LD FMSECH,\#04H ; Set sector address 0400H, sector 8,
LD FMSECL,\#OOH ; among sector 0~32
LD FMCON,\#10100001B ; Select erase mode enable \& Start sector erase
ERASE_STOP: LD FMUSR,\#00H ; User program mode disable

A flash memory is programmed in one-byte unit after sector erase. The write operation of programming starts by 'LDC' instruction.

## The program procedure in user program mode

1. Must erase target sectors before programming.
2. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
3. Set Flash Memory Control Register (FMCON) to "0101000XB".
4. Set Flash Memory Sector Address Register (FMSECH and FMSECL) to the sector base address of destination address to write data.
5. Load a transmission data into a working register.
6. Load a flash memory upper address into upper register of pair working register.
7. Load a flash memory lower address into lower register of pair working register.
8. Load transmission data to flash memory location area on 'LDC' instruction by indirectly addressing mode
9. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

## NOTE

In programming mode, it doesn't care whether FMCON.0's value is " 0 " or " 1 ".

182


Figure 13-7. Byte Program Flowchart in a User Program Mode

183

; Set Secotr Base Address
; Set Address and Data
; User Program Mode Enable
; Mode Select
; Write data at flash
; User Program Mode Disable
; User Program Mode Disable
;; Check Sector
;; Check Address
;; Increse Address
;; Update Data to Write

Figure 13-8. Program Flowchart in a User Program Mode

184

## Case1. 1-Byte Programming

; Write data "AAH" to destination address 0310 H
; User program mode enable
; Selection programming mode
; Set the base address of sector ( 0300 H )
; Load data "AA" to write
; Load flash memory upper address into upper register of pair working ; register
; Load flash memory lower address into lower register of pair working ; register
LDC @RR10,R9 ; Write data 'AAH' at flash memory location (0310H)
LD
FMUSR,\#00H
; User program mode disable

## Case2. Programming in the same sector

- 
- 

WR_INSECTOR:
LD R0,\#40H

LD FMUSR,\#OA5H
LD FMCON,\#01010000B
LD FMSECH,\#06H
LD FMSECL,\#OOH
R9,\#33H
R10,\#06H
R11,\#00H

WR_BYTE:
LDC
INC R11
DEC
JP
LD FMUSR,\#00H
; RR10-->Address copy (R10 -high address,R11-low address)
; User program mode enable
; Selection programming mode and Start programming
; Set the base address of sector located in target address to write data
; The sector 12 's base address is 0600 H .
; Load data "33H" to write
; Load flash memory upper address into upper register of pair working ; register
; Load flash memory lower address into lower register of pair working ; register
; Write data '33H' at flash memory location
; Reset address in the same sector by INC instruction
; Check whether the end address for programming reach 0640 H or not.
; User Program mode disable

WR_INSECTOR2:
LD R0,\#40H

LD FMUSR,\#OA5H ; User program mode enable
LD FMCON,\#01010000B
; Selection programming mode and Start programming
LD FMSECH,\#01H
; Set the base address of sector located in target address to write data
; The sector 2's base address is 100 H
; Load data "CCH" to write
; Load flash memory upper address into upper register of pair working ; register
; Load flash memory lower address into lower register of pair working ; register
CALL WR_BYTE
LD R0,\#40H
WR_INSECTOR5:
L̄D FMSECH,\#02H
LD FMSECL,\#80H
LD R9,\#55H
LD R10,\#02H
LD R11,\#90H
CALL WR_BYTE
WR_INSECTOR12:
LD FMSECH,\#06H

D
LD R9,\#0A3H
LD R10,\#06H
LD R11,\#40H
WR_BYTE1:
LDC
@RR10,R9
INC R11
DEC R1
JP NZ, WR_BYTE1
LD FMUSR,\#OOH
; User Program mode disable
-

- ${ }^{-}$BYTE:

| LDC | @RR10,R9 |
| :--- | :--- |
| INC | R11 |
| DEC | R0 |
| JP | NZ, WR_BYTE |

RET

## READING

The read operation starts by 'LDC' instruction.
The program procedure in user program mode

1. Load a flash memory upper address into upper register of pair working register.
2. Load a flash memory lower address into lower register of pair working register.
3. Load receive data from flash memory location area on 'LDC' instruction by indirectly addressing mode

## PROGRAMMING TIP - Reading



## HARD LOCK PROTECTION

User can set Hard Lock Protection by writing '0110B' in FMCON7-4. This function prevents the changes of data in a flash memory area. If this function is enabled, the user cannot write or erase the data in a flash memory area. This protection can be released by the chip erase execution in the tool program mode. In terms of user program mode, the procedure of setting Hard Lock Protection is following that. In tool mode, the manufacturer of serial tool writer could support Hardware Protection. Please refer to the manual of serial program writer tool provided by the manufacturer.

## The program procedure in user program mode

1. Set Flash Memory User Programming Enable Register (FMUSR) to "10100101B".
2. Set Flash Memory Control Register (FMCON) to "01100001B".
3. Set Flash Memory User Programming Enable Register (FMUSR) to "00000000B".

## PROGRAMMING TIP — Hard Lock Protection

LD FMUSR,\#0A5H ; User program mode enable
LD FMCON,\#01100001B ; Select Hard Lock Mode and Start protection
LD FMUSR,\#00H ; User program mode disable

S3F94C8/S3F94C4
Product Specification

## NOTES

 ELECTRICAL DATA
## OVERVIEW

In this section, the following S3F94C8/F94C4 electrical characteristics are presented in tables and graphs:

- Absolute maximum ratings
- D.C. electrical characteristics
- A.C. electrical characteristics
- Input timing measurement points
- Oscillator characteristics
- Oscillation stabilization time
- Operating voltage range
- Schmitt trigger input characteristics
- Data retention supply voltage in stop mode
- Stop mode release timing when initiated by a RESET
- A/D converter electrical characteristics
- LVR circuit characteristics
- LVR reset timing
- Full-Flash memory characteristics
- ESD Characteristics

Table 14-1. Absolute Maximum Ratings
$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{D D}$ | - | -0.3 to +6.5 | V |
| Input voltage | $V_{1}$ | All ports | -0.3 to $V_{D D}+0.3$ | V |
| Output voltage | $\mathrm{V}_{\mathrm{O}}$ | All output ports | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current high | ${ }^{\mathrm{OH}}$ | One I/O pin active | -25 | mA |
|  |  | All I/O pins active | -80 |  |
| Output current low | $\mathrm{I}_{\mathrm{OL}}$ | One I/O pin active | + 30 | mA |
|  |  | All I/O pins active | + 100 |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | - | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | - | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## S3F94C8/S3F94C4 <br> Product Specification

Table 14-2. DC Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Voltage | $V_{D D}$ | $\mathrm{f}_{\text {main }}=0.4-4 \mathrm{MHz}$ |  | 1.8 | - | 5.5 |  |
|  |  | $\mathrm{f}_{\text {main }}=0.4-10 \mathrm{MHz}$ |  | 2.7 | - | 5.5 |  |
| Main crystal or ceramic frequency | $\mathrm{f}_{\text {main }}$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |  | 0.4 | - | 10 |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |  | 0.4 | - | 4 | MHz |
| Input high voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | Ports 0,1, 2 and RESET | $V_{D D}=1.8$ to 5.5 V | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | $\mathrm{X}_{\text {IN }}$ and $\mathrm{X}_{\text {OUT }}$ |  | $V_{D D}-0.1$ |  |  |  |
| Input low voltage | $\mathrm{V}_{\text {IL1 }}$ | Ports 0, 1, 2 and RESET | $V_{D D}=1.8$ to 5.5 V | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\text {IL2 }}$ | $\mathrm{X}_{\text {IN }}$ and $\mathrm{X}_{\text {OUT }}$ |  |  |  | 0.1 |  |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-10 \mathrm{~mA}$ <br> Ports 0,2,P1.0-P1.1 | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | $V_{D D}-1.5$ | $V_{D D}-0.4$ | - | V |
| Output low voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ <br> Ports 0,2,P1.0-P1.1 | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | - | 0.4 | 2.0 | V |
| Input high leakage current | $\mathrm{I}_{\text {LIH1 }}$ | All input except ${ }_{\mathrm{LIH} 2, \mathrm{P}} \mathrm{I}^{2}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 1 | uA |
|  | $\mathrm{I}_{\mathrm{LIH} 2}$ | $\mathrm{XIN}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 20 |  |
| Input low leakage current | $\mathrm{I}_{\text {LIL1 }}$ | All input except lilt2 | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | - | - | -1 | uA |
|  | $\mathrm{I}_{\text {LIL2 }}$ | $\mathrm{XIN}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  | -20 |  |
| Output high leakage current | ${ }_{\text {LOH }}$ | All output pins | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}$ | - | - | 2 | uA |
| Output low leakage current | ILOL | All output pins | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | - | -2 | uA |
| Pull-up resistors | $\mathrm{R}_{\mathrm{P} 1}$ | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \\ \text { Ports 0, 2, P1.0-P1.1 } \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 25 | 50 | 100 | k $\Omega$ |
| Pull-down resistors | $\mathrm{R}_{\mathrm{P} 2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \\ & \mathrm{P} 1.0-\mathrm{P} 1.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 25 | 50 | 100 |  |


|  |  |  |  |  |  | 21100 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current ${ }^{1}$ | $\mathrm{I}_{\mathrm{DD} 1}$ | Run mode 10 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | - | 2 | ${ }_{\text {An Exixys }}$ | man ${ }^{1}$ |
|  |  | 3 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 1 | 2 |  |
|  | ${ }^{\text {DD2 }}$ | Idle mode 10 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=4.5$ to 5.5 V | - | 1.5 | 3.0 |  |
|  |  | 3 MHz CPU clock | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ |  | 0.5 | 1.5 |  |
|  | ${ }_{\text {l }}$ D 3 | Stop mode | $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V} \\ \text { (LVR disable) } \\ \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \hline \end{array}$ | - | 0.3 | 2.0 | uA |
|  |  |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V} \\ & \text { (LVR disable) } \\ & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | - | 1 | 4.0 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=4.5 \text { to } 5.5 \mathrm{~V}$ <br> (LVR enable) $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }$ $+85^{\circ} \mathrm{C}$ | - | 40 | 80 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.6 \mathrm{~V}$ <br> (LVR enable) $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }$ $+85^{\circ} \mathrm{C}$ | - | 30 | 60 |  |

NOTE: 1. Supply current does not include current drawn through internal pull-up resistors or external output current loads and ADC module.

Table 14-3. AC Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Interrupt input <br> high, low width | $\mathrm{t}_{\text {INTH }}$ <br> $\mathrm{t}_{\mathrm{INTL}}$ | INT0, INT1 <br> $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ | - | 200 | - | ns |
| RESET input <br> low width | $\mathrm{t}_{\text {RSL }}$ | Input <br> $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$ | 1 | - | - | us |



Figure 14-1. Input Timing Measurement Points
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ )

| Oscillator | Clock Circuit | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Main crystal or ceramic |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 0.4 | - | 10 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}{ }^{1}=1.8$ to 2.7 V | 0.4 | - | 4 | MHz |
| External clock (Main System) |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 0.4 | - | 10 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 2.7 V | 0.4 | - | 4 | MHz |

NOTE: 1. Please refer to the figure of Operating Voltage Range.
Table 14-5. Oscillation Stabilization Time
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Oscillator | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Main crystal | $\mathrm{f}_{\mathrm{OSc}}>1.0 \mathrm{MHz}$ <br> Oscillation stabilization occurs when $V_{D D}$ is equal to the minimum oscillator voltage range. | - | - | 20 | ms |
| Main ceramic |  | - | - | 10 | ms |
| External clock (main system) | $\mathrm{X}_{\mathrm{IN}}$ input high and low width ( $\left.\mathrm{t}_{\mathrm{XH}}, \mathrm{t}_{\mathrm{XL}}\right)$ | 25 | - | 500 | ns |
| Oscillator stabilization wait time | $\mathrm{t}_{\text {WAIT }}$ when released by a reset ${ }^{(1)}$ | - | $2^{19 / f} \mathrm{fSC}$ | - | ms |
|  | $\mathrm{t}_{\text {WAIT }}$ when released by an interrupt ${ }^{(2)}$ | - | - | - | ms |

## NOTES:

1. f OSC is the oscillator frequency.
2. The duration of the oscillator stabilization wait time, twalt, when it is released by an interrupt is determined by the settings in the basic timer control register, BTCON.

Table 14-6. RC Oscillator Characteristics ( S3F94C8EZZ / F94C4EZZ )
$\left(\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Oscillator | Clock Circuit | Test Condition | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| External RC <br> oscillator | - | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | 4 | - | MHz |
| Internal RC <br> oscillator | - | - | - | 3.2 | - | MHz |
|  |  |  | - | 500 | - | KHz |
| Tolerance of <br> Internal RC | - | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | $\pm 3$ | $\%$ |
|  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ <br> $\mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | - | $\pm 5$ | $\%$ |  |
|  | $\mathrm{V}_{\mathrm{DD}}=2.0$ to 5.5 V <br> $\mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | - | $\pm 8$ | $\%$ |  |

Table 14-7 RC Oscillator Characteristics (S3F94C8XZZ / F94C4XZZ )
( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Oscillator | Clock Circuit | Test Condition | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| External RC <br> oscillator | - | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | 4 | - | MHz |
| Internal RC <br> oscillator | - | - | - | 3.2 | - | MHz |
|  |  |  | - | 500 | - | KHz |
| Tolerance of <br> Internal RC | - | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.0 V <br> $\mathrm{TA}=25^{\circ} \mathrm{C}$ | - | $\pm 0.5$ | $\pm 1$ | $\%$ |
|  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V <br> $\mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | - | - | $\pm 3.5$ | $\%$ |  |



Figure 14-2. Operating Voltage Range


Figure 14-3. Schmitt Trigger Input Characteristics Diagram

Table 14-8. Data Retention Supply Voltage in Stop Mode
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Data retention supply <br> voltage | $\mathrm{V}_{\mathrm{DDDR}}$ | Stop mode | 1.0 | - | 5.5 | V |
| Data retention supply <br> current | $\mathrm{I}_{\mathrm{DDDR}}$ | Stop mode; $\mathrm{V}_{\mathrm{DDDR}}=2.0 \mathrm{~V}$ | - | - | 1 | uA |

NOTE: Supply current does not include current drawn through internal pull-up resistors or external output current loads.


Figure 14-4. Stop Mode Release Timing When Initiated by a RESET

Table 14-9. A/D Converter Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | - | 10 | - | bit |
| Total accuracy |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.12 \mathrm{~V} \\ & \mathrm{CPU} \text { clock }=10 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ | - | - | $\pm 3^{(1)}$ | LSB |
| Integral linearity error | ILE | " | - | - | $\pm 2$ | LSB |
| Differential linearity error | DLE | " | - | - | $\pm 1$ | LSB |
| Offset error of top | EOT | " | - | $\pm 1$ | $\pm 3$ | LSB |
| Offset error of bottom | EOB | " | - | $\pm 1$ | $\pm 3$ | LSB |
| Conversion time (2) | $\mathrm{t}_{\mathrm{CON}}$ | " | - | 20 | - | $\mu \mathrm{S}$ |
| Analog input voltage | $\mathrm{V}_{\text {IAN }}$ | - | $\mathrm{V}_{\text {SS }}$ | - | $V_{D D}$ | V |
| Analog input impedance | $\mathrm{R}_{\text {AN }}$ | - | 2 | 1000 | - | $\mathrm{M} \Omega$ |
| Analog input current | $\mathrm{I}_{\text {ADIN }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Analog block current ${ }^{(3)}$ | ${ }^{\text {ADC }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | - | 0.5 | 1.5 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  | 0.15 | 0.45 | mA |
|  |  | $V_{D D}=5 \mathrm{~V}$ <br> power down mode |  | 100 | 500 | nA |

## NOTES:

1. The total accuracy is 3 LSB (max.) at $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}-5.5 \mathrm{~V}$, It's for design guidance only and are not tested in production.
2. "Conversion time" is the time required from the moment a conversion operation starts until it ends.
3. $\mathrm{I}_{\mathrm{ADC}}$ is operating current during $A / D$ conversion.
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low voltage reset | V $_{\text {LVR }}$ | - | 1.8 | 1.9 | 2.0 | V |
|  |  |  | 2.1 | 2.3 | 2.5 |  |
|  |  |  | 2.8 | 3.0 | 3.2 |  |
|  |  |  | 3.4 | 3.6 | 3.8 |  |
|  |  |  | 3.7 | 3.9 | 4.1 |  |



Figure 14-5. LVR Reset Timing
Table 14-11. Flash Memory AC Electrical Characteristics
$\left(\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ at $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 5.5 V )

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Flash Erase/Write/Read Voltage | Fewrv | $V_{D D}$ | 1.8 | 5.0 | 5.5 | V |
| Programming time(1) | Ftp |  | 20 | - | 30 | uS |
| Chip Erasing time (2) | Ftp1 |  | 32 | - | 70 | mS |
| Sector Erasing time (3) | Ftp2 |  | 4 | - | 12 | mS |
| Data Access Time | $\mathrm{Ft}_{\text {RS }}$ | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V}$ | - | 250 | - | nS |
| Number of writing/erasing | FNwe | - | 10,000 | - | - | Times |
| Data Retention | Ftdr | - | 10 | - | - | Years |

## Notes:

1. The programming time is the time during which one byte ( 8 -bit) is programmed.
2. The Chip erasing time is the time during which entire program memory is erased.
3. The Sector erasing time is the time during which all 128byte block is erased.
4. The chip erasing is available in Tool Program Mode only.


Figure 14-6. The Circuit Diagram to Improve EFT Characteristics
NOTE: To improve EFT characteristics, we recommend using power capacitor near S3F94C8/F94C4 like Figure 14-6.

Table 14-12. ESD Characteristics

| Parameter | Symbol | Conditions | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrostatic discharge | $\mathrm{V}_{\text {ESD }}$ | HBM | 2000 | - | - | V |
|  |  | MM | 200 | - | - | V |
|  |  | CDM | 500 | - | - | V |

## 15

## MECHANICAL DATA

## OVERVIEW

The S3F94C8/F94C4 is available in a $20-$ pin DIP package (Samsung: 20-DIP-300A), a 20 -pin SOP package (Samsung: 20-SOP-375), a 20-pin SSOP package (Samsung: 20-SSOP-225), a 16-pin SOP package (Samsung: 16-SOP-225) and a 16-pin TSSOP package(Samsung:16-TSSOP-0044). Package dimensions are shown in Figure 15-1, 15-2, 15-3, 15-4, 15-5 and 15-6.


Figure 15-1. 20-DIP-300A Package Dimensions


Figure 15-2. 20-SOP-375 Package Dimensions


Figure 15-3. 20-SSOP-225 Package Dimensions


Figure 15-4. 16-SOP-225 Package Dimensions


Figure 15-5. 16-TSSOP-0044 Package Dimensions

## S3F94C8/F94C4 FLASH MCU

## OVERVIEW

The S3F94C8/F94C4 single-chip CMOS microcontroller is the Flash MCU. It has an on-chip Flash MCU ROM of $8 \mathrm{~K} / 4 \mathrm{~K}$ bytes. The Flash ROM is accessed by serial data format.

The serial data is transformed by two pins of the chip: SCLK and SDAT, SCLK is the synchronize signal, and the Flash Programmer Tool send data from the SDAT pin. The corresponding ports of SCLK and SDAT in S3F94C8/F94C4 are P0.0 and P1.1. And there also need power supply for chip to work and higher power for entering flash tool mode. So the VDD, VSS of chip must be connected to power and ground. The higher power supply for the Flash operation is named as VPP port, the corresponding pin in S3F94C8/F94C4 is nRESET (P1.2) pin. The detail description of the pin functions are listed in the table 16-1.The pin assignments of the S3F94C8/F94C4 package types are shown in below figures.

NOTE

1. This chapter is about the Tool Program Mode of Flash MCU. If you want to know the User Program Mode, refer to the chapter 13. Embedded Flash Memory Interface.
2. In S3F94C8/F94C4, there only 5 pins are used as flash operation pins, the nRESET pin is used as VPP input and without TEST pin that different with other Samsung MCU products.


NOTE: The bolds indicate MTP pin name.
Figure 16-1. S3F94C8/F94C4 Pin Assignments (20-DIP/20SOP)


Figure 16-2. S3F94C8/F94C4 Pin Assignments (16SOP)

Table 16-1. Descriptions of Pins Used to Read/Write the EPROM


Table 16-1. Description of Pins Used to ReadWrit the EPROM

| Main Chip <br> Pin Name | During Programming |  |  |  |
| :--- | :---: | :--- | :---: | :--- |
|  | Pin Name | Pin No. | I/O | Function |
| P0.1 | SDAT | $18(20-\mathrm{pin})$ <br> $14(16-\mathrm{pin})$ | I/O | Serial data pin (output when reading, Input <br> when writing) Input and push-pull output port <br> can be assigned |
| P0.0 | SCLK | $19(20-\mathrm{pin})$ <br> $15(16-\mathrm{pin})$ | I | Serial clock pin (input only pin) |
| RESET/P1.2 | $\mathrm{V}_{\mathrm{PP}}$ | 4 | I | Power supply pin for Tool mode entering <br> (indicates that MTP enters into the Tool <br> mode). When 11 V is applied, MTP is in Tool <br> mode. |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $20(20-\mathrm{pin}), 16(16-\mathrm{pin})$ <br> $1(20-\mathrm{pin}), 1(16-\mathrm{pin})$ | I | Logic power supply pin. |

NOTES: Parentheses indicate pin number for 20-DIP-300A package.

Table 16-2. Comparison of S3F94C8/F94C4 Features

| Characteristic | S3F94C8/F94C4 |
| :--- | :--- |
| Program memory | $8 \mathrm{~K} / 4 \mathrm{~K}$-byte Flash ROM |
| Operating voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ | 2.0 V to 5.5 V |
| Flash MCU programming mode | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}(\mathrm{nRESET})=11 \mathrm{~V}$ |
| Pin configuration | $20 \mathrm{DIP} / 20 \mathrm{SOP} / 20 \mathrm{SSOP} / 16 \mathrm{SOP} / 16 \mathrm{TSSOP}$ |
| Programmability | User program multi time |

## ON BOARD WRITING

The S3F94C8/F94C4 needs only 5 signal lines including VDD and GND pins for writing internal flash memory with serial protocol. Therefore the on-board writing is possible if the writing signal lines are considered when the PCB of application board is designed.

## Circuit design guide

At the flash writing, the writing tool needs 5 signal lines that are GND, VDD, VPP, SDAT and SCLK. When you design the PCB circuits, you should consider the usage of these signal lines for the on-board writing.

In case of VPP (nRESET) pin, for the purpose of increase the noise effect, a capacitor should be inserted between the VPP pin and GND.

Please be careful to design the related circuit of these signal pins because rising/falling timing of VPP, SCLK and SDAT is very important for proper programming.


Figure 16-3. PCB design guide for on board programming

Table 16-3. Reference Table for Connection

| Pin Name | I/O mode in Applications | Resistor (need) | Required value |
| :---: | :---: | :---: | :---: |
| Vpp(nRESET) | Input | Yes | $\mathrm{C}_{\mathrm{Vpp}}$ is $0.01 \mathrm{uF} \sim 0.02 \mathrm{uF}$. |
| SDAT(I/O) | Input | Yes | $\mathrm{R}_{\text {SDAT }}$ is $2 \mathrm{Kohm} \sim 5 \mathrm{Kohm}$. |
|  | Output | No(Note) | - |
| SCLK(I/O) | Input | Yes | $\mathrm{R}_{\text {SCLK }}$ is $2 \mathrm{Kohm} \sim 5 \mathrm{Kohm}$. |
|  | Output | No(Note) |  |

NOTE1: In on-board writing mode, very high-speed signal will be provided to pin SCLK and SDAT. And it will cause some damages to the application circuits connected to SCLK or SDAT port if the application circuit is designed as high speed response such as relay control circuit. If possible, the I/O configuration of SDAT, SCLK pins had better be set to input mode.

NOTE2: The value of $R, C$ in this table is recommended value. It varies with circuit of system.

## INFORMATION BLOCK

The S3F94C8/94C4 provides a special flash area for storing chip ID or customer's information into it, called information block. This block is separated from the main flash ROM, the flash ROM memory erase/write/read/read protection operation take none affect to this block. It can be erase/write/read by Flash Programmer Tools individually and is not available in user mode.

The size of information block is 256Bytes. Since it is separated from flash ROM, the programming operation (chip erase/write) will not erase/change the data in information block. User can write Chip ID into it, that different for each chip, to distinguish every chip. This is very useful for anti-imitation by storing production related information in this area.


Figure 16-4. S3F94C8/F94C4 Flash Architecture.

Table 16-4. Operation Results Comparison of Main ROM and Information Block

| Mode | Operation | Main Flash ROM | Information Block |
| :---: | :--- | :---: | :---: |
| Tool Mode | Erase MTP | Yes | No |
|  | Program ROM / Read ROM | Yes | No |
|  | Hard Lock / Read Protection | Yes | No |
|  | Information Block Erase | No | Yes |
|  | Information Block Write/Read | No | Yes |
| User Mode | Sector erase | Yes | No |
|  | Write Byte /Read Byte | Yes | No |
|  | Hard Lock | Yes | No |

## 17 <br> DEVELOPMENT TOOLS

## OVERVIEW

Samsung provide a powerful and ease-to-use development support system on a turnkey basis. The development support system is composed of a host system, debugging tools, and supporting software. For a host system, any standard computer that employs Win95/98/2000/XP as its operating system can be used. A sophisticated debugging tool is provided both in hardware and software: the powerful in-circuit emulator, OPENice-i500/i2000 and SK-1200, for the S3F7-, S3F9-and S3F8- microcontroller families. Samsung also offers supporting software that includes, debugger, an assembler, and a program for setting options.

## TARGET BOARDS

Target boards are available for all the S3C9/S3F9-series microcontrollers. All the required target system cables and adapters are included on the device-specific target board. TB94C8/94C4 is a specific target board for the development of application systems using S3F94C8/F94C4.

## PROGRAMMING SOCKET ADAPTER

When you program S3F94C8/F94C4's flash memory by using an emulator or OTP/MTP writer, you need a specific programming socket adapter for S3F94C8/F94C4.

215


Figure 17-1. Development System Configuration

The TB94C8/94C4 target board is used for the S3F94C8/F94C4 microcontrollers. The TB94C8/94C4 target board is operated as target CPU with Emulator (OPENIce I-500/2000, SK-1200).


Figure 17-2. TB94C8/94C4 Target Board Configuration

NOTE: TB94C8/94C4 should be supplied 5V normally. So the power supply from Emulator should be set 5V for the target board operation.

Table 17-1. Components of TB94C8/94C4
217

| Symbols | Usage | Description |
| :--- | :--- | :--- |
| S1 | 100-pin connector | Connection between emulator and TB94C8/94C4 target board. |
| J5 | 20-pin connector | Connection between target board and user application system |
| SW2 | 8-pin switch | Smart Option setting for S3F94C8/94C4 EVA-chip |
| RESET | Push button | Generation low active reset signal to S3F94C8/94C4 EVA-chip |
| VCC, GND | POWER connector | External power connector for TB94C8/94C4 |
| IDLE, STOP LED | STOP/IDLE Display | Indicate the status of STOP or IDLE of S3F94C8/94C4 EVA- <br> chip on TB94C8/94C4 target board |
| JP1 | Clock Source Selection | Selection of SMDS2/SMDS2+ internal /external clock |
| JP2 | MODE Selection | Selection of Eva/Main-chip mode of S3F94C8/94C4 EVA-chip |
| JP3 | PWM selection | Selection of PWM enable/disable |
| JP4 | Emulator selection | Selection of SMDS2/SMDS2+ |
| JP5 | User's Power selection | Selection of Power to User. |

Table 17-2. Power Selection Settings for TB94C8/94C4

| "To User_Vcc" Settings | Operating Mode | Comments |
| :---: | :---: | :---: |
| To user_Vcc off $\square$ on |  | The SMDS2/SMDS2+ main board supplies $\mathrm{V}_{\mathrm{CC}}$ to the target board (evaluation chip) and the target system. |
| To user_Vcc off $\square$ on |  | The SMDS2/SMDS2+ main board supplies $\mathrm{V}_{\mathrm{CC}}$ only to the target board (evaluation chip). The target system must have its own power supply. |

NOTE: The following symbol in the "To User_Vcc" Setting column indicates the electrical short (off) configuration:


In order to write data into program memory that is available in SMDS2+, the target board should be selected to be for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.

Table 17-3. The SMDS2+ Tool Selection Setting


Table 17-4. Using Single Header Pins to Select Clock Source / PWM / Operation Moderixydicmumy

| Target Board Part | Comments |
| :---: | :---: |
|  | Use SMDS2/SMDS2+ internal clock source as the system clock. Default Setting |
|  | Use external crystal or ceramic oscillator as the system clock. |
| PWM Enable <br> JP3 <br> PWM Disable | PWM function is DISABLED. |
| PWM Enable <br> JP3 $\square$ <br> PWM Disable | PWM function is ENABLED. <br> Default Setting |
| EVA Mode | The S3E94C0 run in main mode, just same as S3F94C8/F94C4. The debug interface is not available. |
| Main Mode <br> JP2 <br> EVA Mode | The S3E94C0 run in EVA mode, available. When debug program, please set the jumper in this mode. <br> Default Setting |

Table 17-5. Using Single Header Pins as the Input Path for External Trigger Sourciess company

| Target Board Part | Comments |
| :--- | :--- |
| External <br> Triggers | Connector from <br> Extemal Trigger <br> Sources of the <br> Application System |
| (OCh1(TP3) Ch2(TP4) | You can connect an external trigger source to one of the two <br> external trigger channels (CH1 or CH2) for the SK-1000/SMDS2+ <br> breakpoint and trace functions. |



| ON | Low |
| :---: | :---: |
| OFF | High (Default) |

NOTE:

1. For EVA chip, smart option is determined by DIP switch not software.
2. Please keep the reserved bits as default value (high).

Figure 17-3. DIP Switch for Smart Option

- IDLE LED

This is LED is ON when the evaluation chip (S3E94C0) is in idle mode.

- STOP LED

This LED is ON when the evaluation chip (S3E94C0) is in stop mode.


Figure 17-4. 20-Pin Connector for TB94C8/94C4


Figure 17-5. S3F94C8/F94C4 Probe Adapter for 20-DIP Package

## THIRD PARTIES FOR DEVELOPMENT TOOLS

SAMSUNG provides a complete line of development tools for SAMSUNG's microcontroller. With long experience in developing MCU systems, our third parties are leading companies in the tool's technology. SAMSUNG In-circuit emulator solution covers a wide range of capabilities and prices, from a low cost ICE to a complete system with an OTP/MTP programmer.

In-Circuit Emulator for SAM8 family

- OPENice-i500/2000
- SmartKit SK-1200

OTP/MTP Programmer

- SPW-uni
- GW-uni (8 - gang programmer)
- AS-pro


## Development Tools Suppliers

Please contact our local sales offices or the 3rd party tool suppliers directly as shown below for getting development tools.
8-bit In-Circuit Emulator


|  | SPW-uni <br> Single OTP/ MTP/FLASH Programmer <br> - Download/Upload and data edit function <br> - PC-based operation with USB port <br> - Full function regarding OTP/MTP/FLASH MCU programmer <br> (Read, Program, Verify, Blank, Protection..) <br> - Fast programming speed (4Kbyte/sec) <br> - Support all of SAMSUNG OTP/MTP/FLASH MCU devices <br> - Low-cost <br> - NOR Flash memory (SST,Samsung...) <br> - NAND Flash memory (SLC) <br> - New devices will be supported just by adding device files or upgrading the software. | SEMINIX <br> - TEL: 82-2-539-7891 <br> - FAX: 82-2-539-7819. <br> - E-mail: sales@seminix.com <br> - URL: http://www.seminix.com |
| :---: | :---: | :---: |
|  | GW-uni <br> Gang Programmer for OTP/MTP/FLASH MCU <br> - 8 devices programming at one time <br> - Fast programming speed :OTP(2Kbps) / MTP (10Kbps) <br> - Maximum buffer memory:100Mbyte <br> - Operation mode: PC base / Stand-alone(no PC) <br> - Support full functions of OTP/MTP (Read, Program, Checksum, Verify, Erase, Read protection, Smart option) <br> - Simple GUI(Graphical User Interface) <br> - Device information setting by a device part no. <br> - LCD display and touch key (Stand-alone mode operation) <br> - System upgradable (Simple firmware upgrade by user) | SEMINIX <br> - TEL: 82-2-539-7891 <br> - FAX: 82-2-539-7819. <br> - E-mail: sales@seminix.com <br> - URL: http://www.seminix.com |

S3F94C8/S3F94C4 Product Specification

SEMINIX

- TEL: 82-2-539-7891
- FAX: 82-2-539-7819.
- E-mail:
sales@seminix.com
- URL:
http://www.seminix.com


AS-pro
On-board programmer for Samsung Flash MCU

- Portable \& Stand alone Samsung OTP/MTP/FLASH Programmer for After Service
- Small size and Light for the portable use
- Support all of SAMSUNG OTP/MTP/FLASH devices
- HEX file download via USB port from PC
- Very fast program and verify time ( OTP:2Kbytes per second, MTP:10Kbytes per second)
- Internal large buffer memory (118M Bytes)
- Driver software run under various $\mathrm{O} / \mathrm{S}$ (Windows 95/98/2000/XP)
- Full function regarding OTP/MTP programmer (Read, Program, Verify, Blank, Protection..)
- Two kind of Power Supplies
(User system power or USB power adapter)
- Support Firmware upgrade

Flash writing adapter board

- Special flash writing socket for S3F94C8/F94C4 - 20DIP,20SOP,20SSOP,16DIP,16SOP,16TSSOP

C\&A technology

- TEL: 82-2-2612-9027
- FAX: 82-2-2612-9044
- E-mail: wisdom@cnatech.com
- URL:
http://www.cnatech.com


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for EEPROM category:
Click to view products by IXYS manufacturer:
Other Similar products are found below :
M29F040-70K6 718278CB 718620G AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP 442652G 701986CB
TC58NVG0S3HBAI4 5962-8751413XA TC58BVG0S3HBAI4 TH58NYG3S0HBAI6 CAT25320YIGT-KK CAT25320DWF LE24C162-R-
E 5962-8751417YA 5962-8751409YA CAT25M01LI-G DS28E11P+ BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3
DS28E25+T DS28EL15Q+T M95320-DFDW6TP DS28E05GB+T AT25320B-SSPDGV-T HE24C64WLCSPD BL24SA128B-CSRC
24FC16T-I/OT 24FC08T-I/OT M24128-BFMN6TP S-24CS04AFM-TFH-U M24C04-FMC5TG M24C16-DRMN3TPK M24C64-DFMN6TP
34AA02-EMS M95080-RMC6TG M95128-DFCS6TP/K M95128-DFDW6TP M95256-DFMN6TP M95320-RDW6TP M95640-RDW6TP
AT17LV010-10CU AT24C01C-SSHM-B AT24C01D-MAHM-T AT24C04D-MAHM-T AT24C04D-SSHM-T AT24C08C-SSHM-B

