

Description

The APM4532KC uses advanced trench technology to provide excellent $R_{DS(ON)}$ and low gate charge.

The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.

General Features

● N-Channel

$V_{DS} = 30V, I_D = 6.9A$

$R_{DS(ON)} < 21m\Omega @ V_{GS}=10V$

$R_{DS(ON)} < 32m\Omega @ V_{GS}=4.5V$

● P-Channel

$V_{DS} = -30V, I_D = -6.0A$

$R_{DS(ON)} < 45m\Omega @ V_{GS}=-10V$


$R_{DS(ON)} < 60m\Omega @ V_{GS}=-4.5V$

● High power and current handing capability

● Lead free product is acquired

● Surface mount package


■ PIN CONFIGURATION



Schematic diagram

S2	1 •	8	D2
G2	2	7	D2
S1	3	6	D1
G1	4	5	D1

Marking and pin assignment



Absolute Maximum Ratings ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current	I_D	6.9	-6.0	A
Pulsed Drain Current ^(Note 1)	I_{DM}	28	-26	A
Maximum Power Dissipation	P_D	2.0	2.0	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	-55 To 150	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	N-Ch	63.5	°C/W
Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	P-Ch	63.5	°C/W

N-CH Electrical Characteristics ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A$	30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=24V, V_{GS}=0V$	-	-	50	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA

On Characteristics ^(Note 3)

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1.2	1.6	2.4	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=6.9A$	-	19	21	$m\Omega$
		$V_{GS}=4.5V, I_D=5A$	-	29	32	$m\Omega$
Forward Transconductance	g_{FS}	$V_{DS}=5V, I_D=5.0A$	5	-	-	S

Dynamic Characteristics ^(Note 4)

Input Capacitance	C_{iss}	$V_{DS}=15V, V_{GS}=0V,$ $F=1.0MHz$	-	398	-	PF
Output Capacitance	C_{oss}		-	67	-	PF
Reverse Transfer Capacitance	C_{rss}		-	61	-	PF

Switching Characteristics ^(Note 4)

Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=15V, R_L=15\Omega$ $V_{GS}=10V, R_{GEN}=6\Omega$ $I_D=1.0A$	-	8.0	-	nS
Turn-on Rise Time	t_r		-	11.5	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	17	-	nS
Turn-Off Fall Time	t_f		-	7.5	-	nS
Total Gate Charge	Q_g	$V_{DS}=10V, I_D=1.0A,$ $V_{GS}=10V$	-	7.5	-	nC
Gate-Source Charge	Q_{gs}		-	1.7	-	nC
Gate-Drain Charge	Q_{gd}		-	1.3	-	nC

Drain-Source Diode Characteristics

Diode Forward Voltage ^(Note 3)	V_{SD}	$V_{GS}=0V, I_S=2A$	-	0.75	1.0	V
---	----------	---------------------	---	------	-----	---

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Characteristics Curve(N-Channel)




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Breakdown Voltage Variation with Temperature




Figure 4. On-Resistance Variation with Temperature






Figure 5. Gate Threshold Variation with Temperature




Characteristics Curve(N-Channel)



V_{DS} , Drain-Source Voltage (V)

Figure 7. Maximum Safe Operating Area



V_{SD} , Body Diode Forward Voltage (V)

Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Switching Test Circuit and Switching Waveforms

P-CH Electrical Characteristics ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	V_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-30	-	-	V
Zero Gate Voltage Drain Current	$I_{DS(on)}$	$V_{DS}=-24V, V_{GS}=0V$	-	-	-50	μA
Gate-Body Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	± 100	nA

On Characteristics ^(Note 3)

Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1.0	-1.3	-2.0	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=-10V, I_D=-6.0A$ $V_{GS}=-4.5V, I_D=-5.0A$	-	42 55	45 60	$m\Omega$ $m\Omega$
Forward Transconductance	g_{FS}	$V_{DS}=-5V, I_D=-5.0A$	10	-	-	S

Dynamic Characteristics ^(Note 4)

Input Capacitance	C_{iss}	$V_{DS}=-15V, V_{GS}=0V,$ $F=1.0MHz$	-	930	-	PF
Output Capacitance	C_{oss}		-	121	-	PF
Reverse Transfer Capacitance	C_{rss}		-	102	-	PF

Switching Characteristics ^(Note 4)

Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-15V, R_L=5.0\Omega$ $V_{GS}=-10V, R_{GEN}=6\Omega$ $I_D=-3.0A$	-	9.5	-	nS
Turn-on Rise Time	t_r		-	5.4	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	42.5	-	nS
Turn-Off Fall Time	t_f		-	13.6	-	nS
Total Gate Charge	Q_g	$V_{DS}=-15V, I_D=-3.0A$ $V_{GS}=-10V$	-	20	-	nC
Gate-Source Charge	Q_{gs}		-	4.1	-	nC
Gate-Drain Charge	Q_{gd}		-	2.6	-	nC

Drain-Source Diode Characteristics

Diode Forward Voltage ^(Note 3)	V_{SD}	$V_{GS}=0V, I_S=-2.0A$	-	0.75	-1.0	V
---	----------	------------------------	---	------	------	---

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

Characteristics Curve(P-Channel)




Figure 11. Output Characteristics




Figure 12. Transfer Characteristics




Figure 13. Breakdown Voltage Variation with Temperature




Figure 14. On-Resistance Variation with Temperature




Figure 15. Gate Threshold Variation with Temperature






Figure 16. Gate Charge

Characteristics Curve(P-Channel)



-V_{SD} , Body Diode Forward Voltage (V)
 Figure 16 Body Diode Forward Voltage Variation
 with Source Current



-I_D , Drain Current (A)
 -V_{DS} , Drain-Source Voltage (V)
 Figure 17. Maximum Safe Operating
 Area





Figure 18 Switching Test Circuit and Switching
 Waveforms

Package Information

SOP-8




SYMBOL	SOP-8			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	-	1.75	-	0.069
A1	0.10	0.25	0.004	0.010
A2	1.25	-	0.049	-
b	0.31	0.51	0.012	0.020
c	0.17	0.25	0.007	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
h	0.25	0.50	0.010	0.020
L	0.40	1.27	0.016	0.050
θ	0°	8°	0°	8°

Note: 1. Follow JEDEC MS-012 AA.

 2. Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

 3. Dimension "E" does not include inter-lead flash or protrusions.
 Inter-lead flash and protrusions shall not exceed 10 mil per side.

RECOMMENDED LAND PATTERN



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by JSMSEMI manufacturer:

Other Similar products are found below :

[IRFD120](#) [JANTX2N5237](#) [BUK455-60A/B](#) [MIC4420CM-TR](#) [VN1206L](#) [NDP4060](#) [SI4482DY](#) [IPS70R2K0CEAKMA1](#) [SQD23N06-31L-GE3](#)
[TK16J60W,S1VQ\(O](#) [2SK2614\(TE16L1,Q\)](#) [DMN1017UCP3-7](#) [DMN1053UCP4-7](#) [SQJ469EP-T1-GE3](#) [NTE2384](#) [DMC2700UDMQ-7](#)
[DMN2080UCB4-7](#) [DMN61D9UWQ-13](#) [US6M2GTR](#) [DMN31D5UDJ-7](#) [DMP22D4UFO-7B](#) [DMN1006UCA6-7](#) [DMN16M9UCA6-7](#)
[STF5N65M6](#) [IRF40H233XTMA1](#) [STU5N65M6](#) [DMN6022SSD-13](#) [DMN13M9UCA6-7](#) [DMTH10H4M6SPS-13](#) [DMN2990UFB-7B](#)
[IPB80P04P405ATMA2](#) [2N7002W-G](#) [MCAC30N06Y-TP](#) [MCQ7328-TP](#) [NTMC083NP10M5L](#) [BXP7N65D](#) [BXP4N65F](#) [AOL1454G](#)
[WMJ80N60C4](#) [BXP2N20L](#) [BXP2N65D](#) [BXT1150N10J](#) [BXT1700P06M](#) [TSM60NB380CP ROG](#) [RQ7L055BGTCR](#) [DMNH15H110SK3-13](#)
[SLF10N65ABV2](#) [BSO203SP](#) [BSO211P](#) [IPA60R230P6](#)