


P-Channel Enhancement Mode Power MOSFET

30V P-Channel MOSFET

V_{(BR)DSS}	R_{D(on)MAX}	I_D
-30V	0.012Ω@ -10V	-34 A
	0.020Ω@ -5.0V	



General FEATURE

- Tower MOSFET
- Lead free product is acquired
- Surface mount package

APPLICATION

- Load Switch for Portable Devices
- DC/DC Converter

Absolute Maximum Ratings T_A=25°C unless otherwise noted				
Parameter	Symbol	Maximum	Units	
Drain-Source Voltage	V _{DS}	-30	V	
Gate-Source Voltage	V _{GS}	±25	V	
Continuous Drain Current	I _D	-34	A	
T _C =100°C		-21.5		
Pulsed Drain Current ^C	I _{DM}	-95		
Continuous Drain Current	I _{DSM}	-12	A	
T _A =70°C		-10		
Avalanche Current ^C	I _{AS}	24	A	
Avalanche energy L=0.1mH ^C	E _{AS}	29	mJ	
Power Dissipation ^B	P _D	31	W	
T _C =100°C		12.5		
Power Dissipation ^A	P _{DSM}	4.1	W	
T _A =70°C		2.6		
Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 150	°C	
Thermal Characteristics				
Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	t ≤ 10s	R _{θJA}	24	°C/W
Maximum Junction-to-Ambient ^{A D}	Steady-State		53	°C/W
Maximum Junction-to-Case	Steady-State	R _{θJC}	3.4	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}$, $V_{GS}=0\text{V}$	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-30\text{V}$, $V_{GS}=0\text{V}$			-1	μA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 25\text{V}$			± 100	nA
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=-250\mu\text{A}$	-1.7	-2.3	-3	V
$I_{D(\text{ON})}$	On state drain current	$V_{GS}=-10\text{V}$, $V_{DS}=-5\text{V}$	-95			A
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS}=-10\text{V}$, $I_D=-20\text{A}$		12	15	$\text{m}\Omega$
		$V_{GS}=-5\text{V}$, $I_D=-15\text{A}$		20	25	Ω
g_{FS}	Forward Transconductance	$V_{DS}=-5\text{V}$, $I_D=-20\text{A}$		28		S
V_{SD}	Diode Forward Voltage	$I_S=-1\text{A}$, $V_{GS}=0\text{V}$		-0.73	-1	V
I_S	Maximum Body-Diode Continuous Current				-35	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}$, $V_{DS}=-15\text{V}$, $f=1\text{MHz}$		1130	1400	pF
C_{oss}	Output Capacitance			240		pF
C_{rss}	Reverse Transfer Capacitance			155		pF
R_g	Gate resistance	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V}$, $f=1\text{MHz}$		5.8	8	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=-10\text{V}$, $V_{DS}=-15\text{V}$, $I_D=-20\text{A}$		21		nC
$Q_g(4.5\text{V})$	Total Gate Charge			10		nC
Q_{gs}	Gate Source Charge			4		nC
Q_{gd}	Gate Drain Charge			6		nC
$t_{D(\text{on})}$	Turn-On DelayTime	$V_{GS}=-10\text{V}$, $V_{DS}=-15\text{V}$, $R_L=0.75\Omega$, $R_{\text{GEN}}=3\Omega$		10		ns
t_r	Turn-On Rise Time			8		ns
$t_{D(\text{off})}$	Turn-Off DelayTime			15		ns
t_f	Turn-Off Fall Time			7		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=-20\text{A}$, $dI/dt=500\text{A}/\mu\text{s}$		13.5		ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=-20\text{A}$, $dI/dt=500\text{A}/\mu\text{s}$		29		nC

A. The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{ C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150° C . The value in any given application depends on the user's specific board design, and the maximum temperature of 150° C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=150^\circ\text{ C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{ C}$. Ratings are based on low frequency and duty cycles to keep initial $T_J=25^\circ\text{ C}$. Maximum UIS current limited by test equipment.







D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=150^\circ\text{ C}$. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{ C}$.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Fig 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)















Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Gate Charge Test Circuit & Waveform

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching (UIS) Test Circuit & Waveforms

Diode Recovery Test Circuit & Waveforms


PDFNWB5x6-8L Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	10°	12°	10°	12°

PDFNWB5x6-8L Suggested Pad Layout



Note:

1. Controlling dimension:in millimeters.
2. General tolerance: $\pm 0.05\text{mm}$.
3. The pad layout is for reference purposes only.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by JSMSEMI manufacturer:

Other Similar products are found below :

[614233C](#) [648584F](#) [IRFD120](#) [IRFF430](#) [JANTX2N5237](#) [2N7000](#) [FCA20N60_F109](#) [FDZ595PZ](#) [AOD464](#) [2SK2267\(Q\)](#) [2SK2545\(Q,T\)](#)
[405094E](#) [423220D](#) [MIC4420CM-TR](#) [VN1206L](#) [614234A](#) [715780A](#) [SSM6J414TU,LF\(T\)](#) [751625C](#) [BSC884N03MS G](#) [BSF024N03LT3 G](#)
[PSMN4R2-30MLD](#) [TK31J60W5,S1VQ\(O](#) [2SK2614\(TE16L1,Q\)](#) [DMN1017UCP3-7](#) [EFC2J004NUZTDG](#) [FCAB21350L1](#) [P85W28HP2F-](#)
[7071](#) [DMN1053UCP4-7](#) [NTE2384](#) [NTE2969](#) [NTE6400A](#) [DMN2080UCB4-7](#) [DMN61D9UWQ-13](#) [US6M2GTR](#) [DMN31D5UDJ-7](#)
[SSM6P54TU,LF](#) [DMP22D4UFO-7B](#) [IPS60R3K4CEAKMA1](#) [DMN1006UCA6-7](#) [DMN16M9UCA6-7](#) [STF5N65M6](#) [STU5N65M6](#)
[C3M0021120D](#) [DMN13M9UCA6-7](#) [BSS340NWH6327XTSA1](#) [MCM3400A-TP](#) [DMTH10H4M6SPS-13](#) [IRF40SC240ARMA1](#)
[IPS60R1K0PFD7SAKMA1](#)