


CMOS Real-time clock/calendar (compatible to PCF8563 (NXP))


Microcircuit JHT8563A is essentially the complete binary-decimal digital watch with calendar, alarm, timer and possesses low power consumption. Addresses and data are transferred in series via the double wire bi-directional bus. The microcircuit is intended for count of real time in hours, minutes and seconds, count of week days, date, month and year. The last day of the month is automatically adjusted for the months with fewer, than 31 days, including correction for the leap year. The watch functions in the 24 hour mode. The microcircuit JHT8563A has the built-in power control circuit, which determines the power level < 1V and forms the bit, signaling, that information about the real time may not be correct.

Functions and Features



- count of seconds, minutes, hours, week days, date, months and years with consideration of leap years (until 2100);
- 400 kHz, double wire serial interface;
- programmed orthogonal output signal;
- function programming of alarm, timer and interruption;
- automatic determination of the supply voltage drop;
- consumption current of less, than 450 nA with supply of 2V with the operating oscillator;
- operating temperature range: -40°C – +85 °C.



Structural Diagram JHT8563A



Pin Configuration and Functions



Pin Functions

Pins Description		
Microcircuit Pin Number	Identification	Purpose of Pin
01	OSCI	Pin for connection of the quartz resonator
02	OSCO	Pin for connection of the quartz resonator
03	INT	Interruption output
04	V_{SS}	Common pin
05 09	SDA	Input / Output of data
06 10	SCL	Synchrosignal input
07 11	CLKOUT	Frequency divider output
08 12	V_{DD}	Supply source pin

Operating temperature range JHT8563A

Operating temperature range of the microcircuit JHT8563A: $T_A = -40 \dots +85 \text{ }^\circ\text{C}$.

Limit operating mode JHT8563A

Limit and limit permissible operating modes of the microcircuit JHT8563A are listed in the table

Parameter Description, Measurement Unit	Identifi- cation	Norm			
		Limit Permissible		Limit	
		Not less	Not over	Not less	Not over
Supply voltage, V	V_{DD}	1.0	5.5	-0.5	6.5
Dissipated power, mWt	P_{tot}	-	-	-	300
Input voltage SCL, SDA, OSCI, V	V_I	0	5.5	-0.5	6.5
Output voltage CLKOUT, INT, V	V_O	0	5.5	-0.5	6.5
Direct input or output current via any pin, mA	I_{IO}	-	-	-10	10

All voltages are listed relative to ground. Under influence of the limit mode serviceability of the microcircuits is not guaranteed. After plotting the limit mode serviceability is guaranteed in the limit permissible mode.

Electric Parameters JHT8563A

Electric parameters of the microcircuit JHT8563A at the temperature of $T_A = -40 \dots +85 \text{ }^\circ\text{C}$,

$V_{CC} = 4.5 - 5.5 \text{ B}$ are indicated in the table

Parameter Description, Measurement Unit	Identifi- cation	Measurement Mode	Norm		Remark
			Not less	Not over	
1	2	3	4	5	6
Supply voltage, V	V_{DD}	I2C bus –active; $F_{SCL} = 400 \text{ kHz}$	1.8	5.5	
		in the non-active mode	1.0	5.5	1,2
Input leakage current, μA	I_{LI}	$V_{IN} = V_{DD}; V_{IN} = V_{SS}$	-	1	
Output leakage current, μA	I_{LO}	$V_{OUT} = V_{DD}; V_{OUT} = V_{SS}$	-	1	
Consumption current, μA	I_{DD1}	CLKOUT–off, $F_{SCL} = 400 \text{ kHz}$	-	800	
		CLKOUT–off, $F_{SCL} = 100 \text{ kHz}$	-	200	
		CLKOUT–off, $F_{SCL} = 0 \text{ kHz}, V_{DD} = 5\text{V}$	-	0.55	1,2
		CLKOUT–off, $F_{SCL} = 0 \text{ kHz}, V_{DD} = 2\text{V}$	-	0.45	1,2
Low level input voltage, V	V_{IL}		V_{SS}	$0.3V_{DD}$	
High level input voltage, V	V_{IH}		$0.7V_{DD}$	V_{DD}	
Low level output current at pin CLKOUT, mA	I_{OL1}	$V_{OL} = 0.4 \text{ V}, V_{DD} = 5 \text{ V}$	1	-	
High level output current at pin CLKOUT, mA	I_{OH1}	$V_{OH} = 4.6 \text{ V}, V_{DD} = 5 \text{ V}$	1	-	
Low level output current at pin INT, mA	I_{OL2}	$V_{OL} = 0.4 \text{ V}, V_{DD} = 5 \text{ V}$	1	-	


1	2	3	4	5	6
Low level output current at pin SDA, mA	I_{OL3}	VOL = 0.4 V, VDD = 5 V	3	-	
Supply low level, detected by the circuit, V	V_{LOW}			1	1
Remarks					
1 $T_a = (25 \pm 5)^\circ\text{C}$					
2 Parameters of the quartz oscillator: $f_{OSC} = 32.768 \text{ kHz}$, $R_S \leq 40 \text{ k}\Omega$, $C_L = 8 \text{ pF}$					

Dynamic parameters of the microcircuit JHT8563A at the temperature $T_A = -40 \dots + 85^\circ\text{C}$,

$V_{CC} = 4.5 - 5.5 \text{ V}$ are listed in the table

Parameter Description, Measurement Unit	Identification	Measurement Mode	Norm	
			Not less	Not over
Cycle frequency SCL, kHz	f_{SCL}	-	0	400
Time of bus vacant condition between the conditions STOP and START, usec	t_{BUF}	-	4.7	-
Hold time (repeated) of the condition START, usec	$t_{HD:STA}$	-	0.6	-
Low condition duration of the cycle pulse SCL, usec	t_{LOW}	-	1.3	-
High condition duration of the cycle pulse SCL, usec	t_{HIGH}	-	0.6	-
Presetting time for the repeated condition START, usec	$t_{SU:STA}$	-	0.6	-
Data hold time, usec	$t_{HD:DAT}^{1)}$	-	0	-
Data presetting time, nsec	$t_{SU:DAT}$	-	100	-
Rise time for signals SDA and SCL, nsec	t_R	-	-	300
Drop time for signals SDA and SCL, nsec	t_F	-	-	300
Presetting time for the condition STOP, usec	$t_{SU:STO}$	-	0.6	-
Total capacitance load on each bus line, pF	C_B	-	-	400
Capacity input/output, pF	$C_{I/O}$	-	10	10
Load capacitance of the quartz resonator, pF	C_{LX}	-	12.5	12.5
1) After this time interval the first cycle signal is formed;				
2) The device should internally ensure the hold time, at least, 300 nsec for the signal SDA (relative to V_{IHMIN} of the signal SCL) in order to overlap the indeterminacy area of the signal SCL droppoint Maximum value $t_{HD:DAT}$ should be definite in that case, if the device does not increase duration of the low condition (t_{LOW}) of the signal SCL				

Timing diagramm



JHT8563A Operation description

JHT8563A operates as the «slave» device on the serial bus. For access to it expedient to set the condition START and transfer after the register address the device identification code. The next registers can be address in series till the condition STOP is preset. With V_{CC} below 1.8 V, access granting to the device by the serial interface is not guaranteed. The current time is counted with the supply voltage $1 \div 5.5$ V. When the supply level becomes lower, than 1V, the bit VL=1 is formed, signaling, that the information about the current time may be incorrect.

Description of Signals

V_{DD} – connection of the constant supply. V_{DD} – input from +1 till +5 V. With supply < 1.8 V access to the interface circuit is not guaranteed.

INT – interruption output. Interruption condition is formed with coincidence of the current time with the alarm settings, or with attainment of the condition “0” of the timer countdown. Interruption, formed from the alarm, forms the continous signal, and from the timer can be both continous and pulse one.

SCL (Input of serial synchrosignal) – SCL is used for synchronization of the data transfer by the serial interface.

SDA (Input/Output of serial data) – SDA is input/output for the double wire serial interface. Output SDA is the open drain, for which the external load resistor is required to be connected.

CLKOUT (Former output of the orthogonal signal) – For output activation the bit FE is preset to “1”. CLKOUT generates the orthogonal signal of four different frequencies (1 Hz, 32 Hz, 1 kHz, 32 kHz). Output CLKOUT is essentially the open drain, for which the external load resistor is required to be connected.

OSCI, OSCO – connection of the standard quartz resonator for the frequency 32.768 kHz. Capacitance load of the internal oscillator for the quartz resonator is equal to

12 pF. JHT8563A can operate from the external oscillator with the frequency 32.768 kHz. With this configuration the output OSCI is connected to the signal external oscillator, and OSC0 is left unconnected.

Watch and Calendar

Acquisition of information on time and date is performed by means of reading the appropriate register bytes. Presetting and time and calendar initialization is performed by means of the appropriate bytes. Information, contained in the time, calendar and alarm registers, is essentially the binary-decimal code. Bit 7 of register 2 is essentially the indication bit of the supply level decrease. < 1V (VL). When this bit = "1", this signifies, that the supply voltage was below the norm, and the information on the current time may be unreliable.

When switching power supply on, all register bits are preset to "0", with the exception of bits FE, VL, TD1, TD0, TESTC and AE, which are preset to "1".

When applying the signal "START" on the double wire bus, the current time transfer occurs from the counters to the auxiliary set of registers. The data on time are read out from these auxiliary registers, while the watch continue to operate. This eliminates the necessity in the repeated reading in case of updating the basic registers in the access process.

Registers RTC JHT8563A

Address	Data								Registers / Range	
	D7	D6	D5	D4	D3	D2	D1	D0		
00H	TEST 1	0	STOP	0	TEST C	0	0	0	Control 1	
01H	0	0	0	TI/TP	AF	TF	AIE	TIE	Control 2	
02H	VL	Tens of seconds			Units of seconds				Seconds	00 – 59
03H	x	Tens of minutes			Units of minutes				Minutes	00 – 59
04H	x	x	Tens of hours		Units of hours				Hours	00 – 23
05H	x	x	Tens of date		Units of date				Dates	01 – 31
06H	x	x	x	x	x	Day of week			Day of week	0 – 6
07H	C	x	x	10 M.	Units of month				Century / month	0-1/01-12
08H	Tens of years			Units of years				Year	00 – 99	
09H	AE	Tens of minutes			Units of minutes				Minutes of alarm	00 – 59
0AH	AE	x	Tens of hours		Units of hours				Hours of alarm	00 – 23
0BH	AE	x	Tens of date		Units of date				Date of alarm	01 – 31
0CH	AE	x	x	x	x	Day of week			Week day of alarm	0 – 6
0DH	FE	x	x	x	x	x	FD1	FD0	Control of CLKOUT	
0EH	TE	x	x	x	x	x	TD1	TD0	Control of timer	
0FH	Value of timer								Timer	

Control Registers

Control Register 1

TEST1 (activation of test mode) – This bit, preset to logic “1”, activates the test mode, with logic “0” normal functioning of the circuit.

STOP – This bit, preset to logic “1” in the test mode perform the zero setting of all dividers, with logic “0” – normal functioning of the circuit.

TESTC (activation of the test mode) – This bit, preset to logic “1”, activates the test mode, with logic “0” normal functioning of the circuit.

Control Register 2

TI/TP (formation of the pulse interruption signal at output INT) – This bit, preset to logic “0”, with appearance of the timer flag TF at output INT forms the constant interruption signal of the low level. The bit, preset to logic “1” at output INT, forms the interruption pulse signal (signal frequencies are listed in the table).

Timer Input Frequency (Hz)	Period INT (sec). ^[1]	
	N = 1 ^[2]	N > 1
4096	1/8192	1/4096
64	1/128	1/64
1	1/64	1/64
1/60	1/64	1/64

[1] TF and INT become active simultaneously.

[2] N – value, loaded to the timer register. Timer is stopped with N = 0.

AF (alarm flag) - bit, in logic “1” informs about interruption by actuation of the alarm, by means of software the bit AF can be reset only.

TF (timer flag) - bit, in logic “1” informs about interruption by actuation of the timer, by the software means the bit TF can be reset only.

AIE (activation of alarm) - bit, preset to logic “1”, activates operation of the alarm.

TIE (activation of timer) - bit, preset to logic “1”, activates operation of the alarm.

Control Register CLKOUT.

FE (output activation CLKOUT): This bit, preset to logic “1”, activates output CLKOUT. Frequency of the output orthogonal signal is determined by the bits FD0 and FD1.

FD – bits determine the frequency of the output orthogonal signal, when output of the orthogonal signal is activated. The frequencies are listed in the table, which can be selected by bits FD.

FD1	FD0	Frequency CLKOUT
0	0	32.768 kHz
0	1	8.192 kHz
1	0	4.096 kHz
1	1	1 Hz


Timer Control Register

TE (timer activation): This bit, preset to logic “1”, activates the frequency application to the timer input from the oscillator. The signal frequency is determined by bits TD0 and TD1.

TD1	TD0	Timer Input Frequency
0	0	4096 Hz
0	1	64 Hz
1	0	1 Hz
1	1	1 / 60 Hz

Double Wire Serial Data Bus

JHT8563A supports the bi-directional double wire bus and the data transfer protocol. The bus can be controlled by the “master” device, which generates the cycle signal (SCL), controls access to the bus, generates the conditions START and STOP. Typical bus configuration with the double wire is indicated in the Figure.



Data transfer can be started only when the bus is not busy. In the process of the data transfer, the data line should remain stable, while the cycle signal line is in the HIGH condition. Alterations of the data line conditions at that moment, when the cycle line is in the high condition, will be regarded as the control signals.

In compliance with this the following conditions are determined:

Bus is not busy: both lines of data and cycle signal are in the HIGH condition.

Data transfer start: Alteration of the data line condition during transition from HIGH to LOW, while the cycle line is in the HIGH condition, is determined as the status START.

Depending on the status of the bit R/W , two types of transfer are possible:

1. Data are transferred from the «master» transmitter to the «slave» receiver. The first byte, transferred by the «master» one, is the address of the «slave» one. Then follows sequence of the data bytes. The «slave» one returns the reception confirmation bits after each received byte. Order of the data transfer: the first one is the most senior digit (MSB).

2. Data are transferred from the «slave» transmitter to the «master» receiver. The first byte (address of «slave») is transferred to the «master» one. Then the «master» returns the confirmation bit. This follows after the «slave» one of the data sequence. The «master» one returns the reception confirmation bit after each received byte, with exception of the last byte. After reception of the last byte the reception confirmation bit does not return.

The «master» device generates all cycle pulse and the conditions START and STOP. Transmission completes with emergence of the condition STOP or the repeated emergence of the condition START. As the repeated condition START is the beginning of the next serial transmission, then the bus is not vacated. Data transfer order: the first one is the most senior digit (MSB).

JHT8563A :

1. Mode of the «slave» receiver (writing mode of JHT8563A): Serial data and cycles are received via SDA and SCL appropriately. After transfer of each byte the confirming bit is transferred. Conditions START and STOP are understood as the start and end of the serial transmission. Address recognition is performed by the hardware means after reception of the address of the «slave» one and the direction bit. The address byte is the first byte, received after emergence of the condition START, generated by the «master» one. Address byte contains seven address bits JHT8563A, equal to 1010001, accompanied


by the direction bit (R/W), which is equal to 0 for writing. After reception and decoding the address JHT8563A provides confirmation on the line SDA. After confirmation by JHT8563A of the

«slave» address and the write bit, the «master» one transmits the register address of JHT8563A. Thus, the register indicator will be set in JHT8563A. Then the «master» one will start to transfer each data byte with the subsequent confirmation reception of each byte receipt. Upon completion of writing the «master» one will form the condition STOP, for termination of the data transfer.

Data writing – mode of the receiver

2. Mode of the «slave» transmitter (read-out mode from JHT8563A): The first byte is accepted and is processed as in the mode of the «slave» receiver. But in this mode the direction bit will indicate, that the transmission direction is altered. The serial data are transferred by JHT8563A by means of SDA, the cycle pulses – by means of SCL. The statuses of START and STOP are recognized as the start and end of transmission in series. The address byte is the first byte, received after emergence of the status START, generated by the «slave» one. The address byte contains the seven address bits JHT8563A, equal to 1010001, accompanied with the direction bit (R/W), which is equal to 1 for reading. After reception and decoding the address byte JHT8563A accepts confirmation from the line SDA. Then JHT8563A starts to transmit the data from the address, to which the register indicator indicates. If the register indicator is not written prior to initialization of the writing mode, then the first read address will be the last address, stored in the register indicator. JHT8563A should transmit the bit of «non-confirmation», in order to complete reading.

SOP-8 Package Dimensions



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Real Time Clock](#) category:

Click to view products by [JYJE](#) manufacturer:

Other Similar products are found below :

[DS1302Z-LF](#) [CDP68HC68T1M](#) [DS1306](#) [RX8900SA UA3 PURE SN](#) [RX8900SA UB3 PURE SN](#) [RX8130CE B0](#) [PT7C4563UEX](#)
[RX8900SA UC3 PURE SN](#) [RX8130CE BX](#) [PCF85263AUKZ](#) [RX6110SA:B3 PURE SN](#) [RX-8564LC:B PURE SN](#) [RX-8803LCUB PURE SN](#)
[BULK](#) [RX6110SA:B0 PURE SN](#) [RX-8025SA:AC0](#) [RX-8571SA:B0 PURE SN](#) [RTC-8564JE:BB ROHS](#) [RX-4045SAAA0 PURE SN](#)
[RX8804CE XB0](#) [RX8111CE A0](#) [RX8111CE B0](#) [ISL12022MIBZ-TR5421](#) [PT7C4363WEX](#) [PT7C4563LEX](#) [HT1302ARSZ](#) [PCF8563](#)
[BM85163ESA](#) [DS1302MM/TR](#) [DS1302ZMM/TR](#) [BL5372 SOP8](#) [HG1381M/TR](#) [PCF8563MM/TR](#) [HT1381M/TR](#) [HT4338ARZ](#)
[HT1302ANZ](#) [HT4339ARZ](#) [HT1307ANZ](#) [PCF8563-HXY](#) [JHT8563ARZ](#) [RV-4162-C7-32.768KHZ-20PPM-TA-QA](#) [RV-3129-C3-](#)
[32.768KHZ-6PPM-OPTION-A-TA-QC](#) [RV-8803-C7-32.768KHZ-7PPM-TA105-QA](#) [RX8130CE:BB](#) [X1B000301000200](#) [MCP79401-I/ST](#)
[MCP79400-I/ST](#) [MCP79401-I/SN](#) [MCP7940N-E/SN](#) [BQ32002D](#) [RTC-8564JE](#)