

DATASHEET

Low Power DRAM (LPDDR4 FBGA) D1621PM4CDGUI-U (512Mx32bits) C3222PM4CDGUI-U (1024Mx32bits)

Specifications

Features

- Die Density: 16Gbits
- Organization
 - x 32 bits: 64M words x 32 bits x 8 banks
 - 2 pieces of 16Gb (x32) in one package (For 32Gb case)
 - Row Address: R0 ~ R15
 - Column Address: C0 ~ C9
- Package
- 200-ball FBGA
- Power supply
 - VDD1 = 1.8V (1.7V to 1.95V)
 - VDD2 and VDDQ = 1.1V (1.06V to 1.17V)
- Data rate:
 - 3733Mbps max. Backward compatible
- Eight internal banks per channel for concurrent operation
- Burst lengths (BL): 16, 32 and on-the-fly
 On the fly mode is enabled by MRS
- Programmable RL (Read Latency) and WL (Write Latency)
- Precharge: auto precharge option for each burst access
- Programmable driver strength
- Refresh: auto-refresh, self-refresh
- Refresh cycles: 8192 cycles/32ms
 Average refresh period: 3.9us
- Operating temperature range
 - TC = -25°C to +85°C

- Low power consumption
- Per Bank Refresh
- Partial Array Self-Refresh (PASR)
 - Bank Masking
 - Segment Masking
- Auto Temperature Compensated Self-Refresh
 (ATCSR) by built-in temperature sensor
- All bank auto refresh and directed per bank auto refresh supported
- Double-data-rate architecture; two data transfers per one clock cycle
- Differential clock inputs (CK_t and CK_c)
- Bi-directional differential data strobe (DQS_tandDQS_c)
- Commands entered on both rising and falling CK_t edge; data and data mask referenced to both edges of DQS_t
- DMI pin support for write data masking and DBIdc functionality

Lower Clock Frequency Limit	Upper Clock Frequency Limit	WRITE Latency (nCK)		READ L (nC		nWR	nRTP	
(MHz)	(MHz)	Set A	Set B	DBI Disabled	DBI Enabled	(nCK)	(nCK)	
1600	1866	16	30	32	36	34	14	



Device	e density	16Gb (512M x 16 I/O x 2 channel)	32Gb (1024M x 16 I/O x 2 channels)		
Numbe	er of die per device	1	2		
Device	e density (per rank)	16Gb	16Gb		
Die de	nsity	16Gb	16Gb		
Device configuration		64Mb x 1 rank(s) x 8 banks x 16 DQ x 2 channels	64Mb x 2 rank(s) x 8 banks x 16 DQ x 2 channels		
Number of channels		2	2		
Numbe	er of ranks	1	2		
Numbe	er of banks (per channel)	8	8		
Numbe	er of rows (per channel)	65,336	65,336		
Bank a	ddress	BA0-BA2	BA0-BA2		
Vaa	Row addresses	R0-R15	R0-R15		
X32 Column addresses		C0-C9	C0-C9		
Burst s	tarting address boundary	64-bit	64-bit		

Device Addressing

Notes: 1. The lower two column addresses (C0–C1) are assumed to be zero and are not transmitted on the CA bus.

2. Row and column address values on the CA bus that are not used for a particular density are "Don't Care."



Revision History

Revision No.	History	Release date	Editor	Approved by
A00	Initial release	Mar 2024	Jona Lee	Sander Huang / CK Wang

*Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by without notice.


All information discussed herein is provided on an "as is" basis, without warranties of any kind.



JEDEC speed

Package

Internal banks



Ordering Information

Die revision

Organization

Part number



1. LPDDR4 Interface

1.1 Pin Function and Descriptions

_		Table — Pin Function and Descriptions
Name	Туре	Description
CK_t_A, CK_c_A CK_t_B, CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK. Each channel (A & B) has its own clock pair.
CKE0_A CKE0_B	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code. Each channel (A & B) has its own CKE signal.
CS0_A CS0_B	Input	Chip Select: CS is part of the command code. Each channel (A & B) has its own CS signal.
CA[5:0]_A CA[5:0]_B	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table. Each channel (A&B) has its own CA signals.
ODT_CA_A ODT_CA_B	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A, DQ[15:0]_B	I/O	Data Input/Output: Bi-direction data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair. Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A, DMI[1:0]_B	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel (A & B) has its own DMI signals. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDDQ, VDD1, VDD2	Supply	Power Supplies: Isolated on the die for improved noise immunity.
VSS, VSSQ	GND	Ground Reference: Power supply ground reference
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.


NOTE 1 "_A" and "_B" indicate DRAM channel "_A" pads are present in all devices. "_B" pads are present in dual channel SDRAM devices only.




Functional Block Diagram

SDP

Single-Die, Dual-Channel Package Block Diagram







DDP Dual-Die, Dual-Channel Package Block Diagram



Simplified State Diagram




Figure — Simplified Bus Interface State Diagram

Note 1: For DDR4 Mobile RAM in the Idle state, all banks are precharged.



1.2 Electrical Conditions

All voltages are referenced to VSS (GND)

- Execute power-up and Initialization sequence before proper device operation is achieved.
- Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the DDR4 Mobile RAM Device must be powered down and then restarted through the specialized initialization sequence before normal operation can continue.

1.2.1 Absolute maximum Ratings

			atings		
Parameter	Symbol	min.	max.	Unit	Note
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.1	V	2
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.5	V	2
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.5	V	2
Voltage on any ball relative to VSS	VIN, VOUT	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	3

Table — Absolute maximum Ratings

Notes:

1. Stresses greater than those listed under "Absolute maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. See Power-Ramp section "Power-up, initialization and Power-Off" on section1.4 for relationship between power supplies

3. Storage Temperature is the case surface temperature on the center/top side of the DDR3 Mobile RAM Device. For the measurement conditions, please refer to JESD51-2 standard.

Caution

Exposing the device to stress above those listed in Absolute maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute maximum Rating conditions for extended periods may affect device reliability.

1.2.2 Recommended DC Operating Conditions

Table — Recommended DC Operating Conditions

Parameter	Symbol	min.	Тур	max.	Unit	Note
Core Power1	VDD1	1.70	1.80	1.95	V	1,2
Core Power2, Input buffer power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	1.06	1.10	1.17	V	2,3

1. VDD1 uses significantly less current than VDD2.

2. The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.

3. The voltage noise tolerance from DC to 20MHz exceeding a pk-pk tolerance of 45mV at the DRAM ball is not included in the TdIVW.




1.2.3 AC and DC Input Measurement Levels

1.2.3.1 V High speed LVCMOS (HS_LLVCMOS)

Parameter	Symbol	min.	max.	Unit	Note					
AC input logic high	VIH(AC)	0.75*VDD2	VDD2+0.2	V	1					
AC input logic low	VIL(AC)	-0.2	0.25*VDD2	V	1					
DC input logic high	VIH(DC)	0.65*VDD2	VDD2+0.2	V						
DC input logic low	VIL(DC)	-0.2	0.35*VDD2	V						

Table — LPDDR4 Input level for CKE

Note: 1. See "Overshoot and Undershoot Specifications" on section 1.2.4.




1.2.3.2 LPDDR4 Input Level for Reset_n and ODT_CA

Table — LPDDR4 Input level for Reset_n and ODT_CA

Parameter	Symbol	min.	max.	Unit	Note
Input high level	VIH	0.8*VDD2	VDD2+0.2	V	1
Input low level	VIL	-0.2	0.20*VDD2	V	1

Note: 1. See "Overshoot and Undershoot Specifications" on section 1.2.4.





1.2.4 AC Overshoot and Undershoot Specifications

Parameter		Specification	Unit					
maximum peak amplitude allowed for overshoot area.	Max.	0.3	V					
maximum peak amplitude allowed for undershoot area.	Max.	0.3	V					
maximum overshoot area above VDD/VDDQ	Max.	0.1	V-ns					
maximum undershoot area below VSS/VSSQ	Max.	0.1	V-ns					

Table — LPDDR4 Overshoot/Undershoot Specification




Figure — AC Overshoot and Undershoot Definition



1.2.5 Differential Input Voltage 1.2.5.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff_CK and Vindiff_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff_CK is the peak to peak voltage centered on 0 volts differential and Vindiff_CK /2 is max and min peak voltage from 0V.




Figure — CK Differential input voltage

Table — CK Differential input voltage

_				Data	Rate				
Parameter	Symbol	1600/1867		2133/2400/3200		3200 3733		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

Notes:

1. The peak voltage of Differential CK signals is calculated in a following equation.

Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t)) Min Peak Voltage = Min(f(t))

 $f(t) = VCK_t - VCK_c$



1.2.5.2 Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff_DQS and Vindiff_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/2). Vindiff_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff_DQS /2 is max and min peak voltage from 0V




Figure - DQS Differential Input Voltage

Table — Differential AC and DC Input Levels

Parameter				Data	Rate				
	Symbol	1600/1867		2133/2400/3200		3733		Unit	Notes
		Min	Max	Min	Max	Min	Max		
DQS differential input	Vindiff_DQS	360	-	360	-	340	-	mV	1
N.L. C									

Notes:

1. The peak voltage of Differential CK signals is calculated in a following equation.

Vindiff_DQS = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))

 $f(t) = VDQS_t - VDQS_c$



_ _ _ _ _ _ _ _ _

1.2.6 Differential Input Cross Point Voltage

VDDQ ----




Figure — DQS input cross-point voltage (V)VIX Definition

Deremeter	Symbol	Min /		Unit	Note				
Parameter	Symbol	Max	1600/1867	2133/2400/3200	3733	Unit	Note		
DQS Differential input cross- point voltage ratio	Vix_DQS_ratio	Max	20	20	20	%	1,2		
Notes:									

Table — DQS input voltage cross-point (Vix) ratio	Table — DQS	input voltage	cross-point	(Vix) ratio
---------------------------------------------------	-------------	---------------	-------------	-------------

1. The Vix voltage is referenced to Vswing/2(avg)= 0.5(VDQS_t + VDQS_c) where the average is over tbd UI.

2. The ratio of the Vix pk voltage divided by Vdiff_DQS : Vix_DQS_Ratio = 100* (Vix_DQS/Vdiff DQS pk-pk) where VdiffDQS pk-pk = 2*|VDQS_t - VDQS_c|.








Figure — CK input cross-point voltage (Vix)

Deremeter	Symbol	Min /		Data rate		Linit	Nata
Parameter	Symbol	Max	1600/1867	2133/2400/3200	3733	Unit	Note
CK Differential input cross- point voltage ratio	Vix_CK_ratio	Max	25	25	25	%	1,2

Notes:

- 1. The Vix voltage is referenced to Vswing/2(avg)= 0.5(VCK_t + VCK_c) where the average is over tbd UI.
- 2. The ratio of the Vix pk voltage divided by Vdiff_CK : Vix_CK_Ratio = 100* (Vix_CK/Vdiff CK pk-pk) where VdiffCK pk-pk = 2*|VCK_t VCK_c|



1.2.6.1 Single Ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC) for single ended signals as shown in Table 14 and Figure 8.

Description	Meas	sured	Defined by
Description	from	to	Defined by
Single-ended output slew rate for rising edge	VOL(AC)	VOH(AC)	[VOH(AC) – VOL(AC)] / DeltaTRse
Single-ended output slew rate for falling edge	VOH(AC)	VOL(AC)	[VOH(AC) – VOL(AC)] / DeltaTFse






Figure — Single Ended Output Slew Rate Definition

Parameter	Symbol	min.	max.	Unit
Single-ended Output Slew Rate (VOH = VDDQ/3)	SRQse	3.5	9.0	V/ns
Output slew-rate matching Ratio (Rise to Fall)		0.8	1.2	

Remark: SR: Slew Rate, Q: Query Output (like in DQ, which stands for Data-in, Query-Output), se: Single-ended Signals

Notes:

- 1. Measured with output reference load.
- 2. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pulldown drivers due to process variation.
- 3. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).
- 4. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic high and 1/2 of DQ signals per data byte driving logic low.



VOLdiff(AC) VOHdiff(AC) [VOHdiff(AC) – VOLdiff(AC)] / DeltaTRdiff

VOHdiff(AC) VOLdiff(AC) VOHdiff(AC) – VOLdiff(AC)] / DeltaTFdiff

1.2.7 Differential Output Slew Rate

Differential output slew rate for rising edge

Differential output slew rate for falling edge

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 16 and Figure 9.

	ential Outpu	il Siew Ral	
Description	Meas	ured	Defined by
Description	from	to	Defined by

Table — Differential Output Slew Rate Definition

Note: 1. Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure — Differential Output Slew Rate Definition

	SKQUIII	1	10	v/ns
ferential Output Slew Rate (VOH=VDDQ/3)	SRQdiff	7	10	V/ns
Parameter	Symbol	min.	max.	Unit

Remark: SR: Slew Rate, Q: Query Output (like in DQ, which stands for Data-in, Query-Output), diff: Differential Signals

Notes:

Diff

1. Measured with output reference load.

2. The output slew rate for falling and rising edges is defined and measured between VOL(AC) and VOH(AC).

3. Slew rates are measured under normal SSO conditions, with 1/2 of DQ signals per data byte driving logic high and 1/2 of DQ signals per data byte driving logic low.



1.3 Electrical Specifications

1.3.1 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables: LOW: VIN \leq VIL(DC) max. HIGH: VIN \geq VIH(DC) min. STABLE: Inputs are stable at a HIGH or LOW level

	Switching for CA												
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8					
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH					
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW					
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH					
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH					
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH					
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH					
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH					
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH					
Mataa													

Table — Definition of Switching for CA Input Signals

Notes:

1. CS must always be driven LOW.

2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.

3. The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
Ν	HIGH	HIGH	Dood 1	L	Н	L	L	L	L
N+1	HIGH	LOW	Read-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	HIGH	Dood 1	L	Н	L	L	L	L
N+9	HIGH	LOW	Read-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CA5-2	н	Н	н	Н	Н	Н
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L

Table — CA pattern for IDD4R for BL = 16

Notes:

1. BA[2:0] = 010, CA[9:4] = 000000 or 111111, Burst Order CA[3:2] = 00 or 11 (Same as LPDDR3 IDD4R Spec)

2. Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



	1	Table				<u>DL - 10</u>			
Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
Ν	HIGH	HIGH	Murito 1	L	L	Н	L	L	L
N+1	HIGH	LOW	Write-1	L	н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	HIGH	Mrite 1	L	L	Н	L	L	L
N+9	HIGH	LOW	Write-1	L	н	L	L	н	L
N+10	HIGH	HIGH		L	Н	L	L	н	Н
N+11	HIGH	LOW	CAS-2	L	L	н	Н	н	Н
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L
Mataai									

Table — CA pattern for IDD4W for BL = 16

Notes:

1. BA[2:0] = 010, CA[9:4] = 000000 or 111111 (Same as LPDDR3 IDD4W Spec.)

2. Difference from LPDDR3 Spec:

1-No burst ordering

2-CA pins are kept low with DES CMD to reduce ODT current.



DBI OFF case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

Table — Data pattern for IDD4W (DBI off) for BL = 16

Notes:

1. Simplified pattern compared with last showing.

2. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



				DBI OF	F case		/			
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

Table — Data pattern for IDD4R (DBI off) for BL =16

Notes:

1. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



		10010		DBI ON		`	, -	-		
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

Table — Data pattern for IDD4W (DBI on) for BL = 16

Notes:

1. Green colored cells are DBI enabled burst.



DBI ON case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

Table — Data pattern for IDD4R (DBI on) for BL = 16

Notes:

1. Green colored cells are DBI enabled burst.



1.3.2 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range.

Table — IDD Specification Parameters and Operating Conditions-Single Die

Operating one bank active-precharge current:IDD01VDD18.00mAIDD02VDD258.00mAIDD02VDD258.00mAIDD02VDD258.00mACK = tcKmin; tRC = tRCmin; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD0QVDDQ1.50mAIdle power-down standby current: CK = tcKmin; CS is LOW; All banks are idle; CA bus inputs are stable; ODT disabledIDD2P1VDD12.40mAIDD2P2VDD23.60mAIDD2P3VDD23.60mACK = tcLOW; CS is LOW; All banks are idle; CA bus inputs are stable; ODT disabledIDD2P3VDD12.40mAIDD2P4VDD12.40mAIDD2P52VDD23.60mACK = tcLOW; CK = cHIGH; CK is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; DD1 is disabled.IDD2P52VDD23.60mAIDD2N2VDD23.60mACK = tcKmin; CK = tcKmin; CA bus inputs are stable; DD1 is disabled.IDD2N1VDD12.40mAIDD2N2VDD230.00mAIde non power-down standby current: Ide non power-down standby current: CK is is LOW; All banks are idle; CA bus inputs are stableIDD2N2VDD12.40mAIDD2N2VDD			cris and oper		8.00 mA 58.00 mA 1.50 mA 2.40 mA 3.60 mA 1.50 mA			
current:IDD02VDD258.00mAICK = ICKmin; tRC = tRCmin;CK = is HIGH;CS is LOW between valid commands;IDD0QVDDQ1.50mACA bus inputs are stable;ODT disabledIDD2P1VDD12.40mAIDD2P2VDD23.60mACKE is LOW;CK is LOW;All banks are idle;CA bus inputs are stable;ODT disabledIDD2PQVDDQ1.50mAIDD2PQVDD23.60mACA bus inputs are stable;ODT disabledIDD2PQVDDQ1.50mAIDD2PS1VDD12.40mAIDD2PS2VDD23.60mACK_t = LOW, CK_c = HIGH;CK is LOW;CK is LOW;All banks are idle;IDD2PS2VDD23.60mACK = tricking;Data bus inputs are stable;Data bus inputs are stable;IDD2PS2VDD23.60mACK_t is LOW;All banks are idle;IDD2PS2VDDQ1.50mACK = tricking;Data bus inputs are stable;	Parameter/Condition	Symbol	Power Supply	LPDDR4-3733	Units	Notes		
IDD02 $VDD2$ 58.00mACK = 1CKmin; tRC = tRCmin; CK = is HIGH; CS is LOW between valid commands; CA bus inputs are switching; DT disabledIDD00 $VDDQ$ 1.50mA3IDD02VDD12.40mA111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 </td <td></td> <td>IDD01</td> <td>VDD1</td> <td>8.00</td> <td>mA</td> <td></td>		IDD01	VDD1	8.00	mA			
CKE is HIGH; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD0QVDDQ1.50mA3Idle power-down standby current: CK = tCKmin; CS is LOW; All banks are idle; CA bus inputs are stable; ODT disabledIDD2P1VDD12.40mA.IDD2P2VDD23.60mACKE is LOW; CS is LOW; All banks are idle; CDT disabledIDD2P2VDD23.60mAIDD2PQVDDQ1.50mACK = tCW; CA bus inputs are stable; ODT disabledIDD2PS1VDD12.40mA<		IDD02	VDD2	58.00	mA			
CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD0QVDDQ1.50mA3Idle power-down standby current: CK = tCKmin; CS is LOW; All banks are idle; ODT disabledIDD2P1VDD12.40mA1IDD2P2VDD23.60mAIDD2P2VDD23.60mA3CKE is LOW; CS is LOW; All banks are idle; CD disabledIDD2P2VDD23.60mA3IDD2PQVDDQ1.50mA3Data bus inputs are switching; Data bus inputs are stable; ODT disabledIDD2PS1VDD12.40mAIDD2PS2VDD12.40mA3CK_t = LOW; CK_c = +HGH; CK is LOW; All banks are idle; CD ti disabled.IDD2PS2VDD23.60mAIDD2PS2VDD23.60mA3CK ti s LOW; CS is LOW; All banks are idle; CD ti disabled.IDD2PS2VDDQ1.50mA3IDD2N1IDD2N2VDD230.00mA33CK = tCKmin; CK = tCKmin; CK = tCKmin; CA bus inputs are stable; DD1IDD2N1VDD230.00mA3CK = ti CKmin; CA bus inputs are stableIDD2N1VDD230.00mA3CK = ti CKmin; CA bus inputs are stableIDD2N2VDD230.00mA3CK = ti CKmin; CA bus inputs are stableIDD2N2VDD230.00mA3CK = ti CKmin; CA bus inputs are stableIDD2N2VDD2<								
CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD0QVDDQ1.50mA3Idle power-down standby current: CK = tCKmin; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD2P2VDD12.40mA.IDD2P2VDD23.60mACKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD2PQVDDQ1.50mAIDD2P3VDD12.40mACK_t = LOW, CK_c = +HGH; CK is LOW; All banks are idle; CD ti siabled.IDD2PS1VDD12.40mA								
Data bus inputs are stable; ODT disabledIDD2P1VDD12.40mAIdle power-down standby current: tCK = tCKmin; CKE is LOW; All banks are idle; CA bus inputs are stable; ODT disabledIDD2P1VDD23.60mAIDD2P2VDD23.60mAIDD2P2VDD23.60mACK = is LOW; CA bus inputs are stable; ODT disabledIDD2PQVDDQ1.50mA3Idle power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CK is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; DD1IDD2PS1VDD12.40mAIDD2PS2VDD23.60mAIDD2PS2VDD23.60mACK = tCKmin; CK = tCKmin; CK is HIGH; CK is HIGH; CK is HIGH; CS is LOW; All banks are idle; CA bus inputs are stableIDD2N1VDD12.40mAIDD2N2VDD230.00mA3CK = tCKmin; CA bus inputs are stable; Data bus inputs are stable; Data bus inputs are stable; IDD2N2IDD2N1VDD12.40mAIDD2N2VDD230.00mA3CK = tCKmin; CA bus inputs are switching; Data bus inputs are stableIDD2N1VDD230.00mA		IDD0Q	VDDQ	1.50	mA	3		
ODT disabledIDD2P1VDD12.40mAIdle power-down standby current: tCK = tCKmin; CKE is LOW; All banks are idle; CA bus inputs are stable; ODT disabledIDD2P2VDD23.60mAIDD2PQVDDQ1.50mA3IDD2Pd base CK = tLOW, CK_c = HIGH; CKE is LOW; All banks are idle; CDT disabledIDD2Ps1VDD12.40mAIDD2PS2VDD12.40mA3IDD2PS2VDD23.60mACK_t = LOW, CK_c = HIGH; CK is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; Data bus inputs are stableIDD2PS2VDD23.60mAIDD2PS2VDD23.60mA-CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stableIDD2Ps0VDDQ1.50mA3IDD2N1VDD12.40mA3CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stableIDD2N1VDD12.40mAIDD2N2VDD230.00mA-CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching;IDD2N1VDD230.00mAIDD2N2VDD230.00mA3IDD2N2VDD230.00mA3IDD2N2VDD230.00mA3IDD2N2VDD230.00mA3IDD2N2VDD230.00mA3IDD2N2VDD230.00mA3IDD2N2								
tCK = tCKmin; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabled Idle power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CK_t = LOW; CS is LOW; All banks are idle; CA bus inputs are stable; DD2PS2 VDD2 VDD2 VDD2 VDD2 1.50 mA 3 CA bus inputs are stable; DD2PS2 VDD2 3.60 mA CK_t = LOW, CK_c = HIGH; CK_t is LOW; CS is LOW; All banks are idle; DD1 is disabled. IDD2PS2 VDD2 1.50 mA 3 CA bus inputs are stable; DD2PS2 VDD2 1.50 mA 3 CK_t = tCKmin; CK = tCKmin; CK is HIGH; CS is LOW; All banks are idle; DD2N2 VDD2 30.00 mA CK_t = tCKmin; CS is LOW; All banks are idle; CA bus inputs are stable DD2N2 VDD2 30.00 mA CK_t = tCKmin; CS is LOW; All banks are idle; CA bus inputs are stable DD2N2 VDD2 30.00 mA 3 CK_t = tCKmin; CS is LOW; All banks are idle; CA bus inputs are stable DD2N2 VDD2 30.00 mA 3 CK_t = tCKmin; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable								
CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD2PQVDDQ1.50mA3IDD2PQVDDQ1.50mA3CK_tslow; CK_t = LOW, CK_c = HIGH; CK is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable;IDD2PS1VDD12.40mAIDD2PS2VDD12.40mA3CK_t = LOW, CK_c = HIGH; CK_t is LOW; CS is LOW; All banks are idle; Data bus inputs are stable; Data bus inputs are stable; Data bus inputs are stable; Data bus inputs are stable; Data bus inputs are stable; CS is LOW; All banks are idle; CK = tCKmin; CS is LOW; All banks are idle; CS is LOW; All banks are idle; CA bus inputs are stableIDD2N1VDD12.40mAIDD2N2VDD230.00mA1CK = tCKmin; CS is LOW; All banks are idle; CA bus inputs are stableIDD2N1VDD230.00mAIDD2N2VDD230.00mA3CKa to kinputs are stableIDD2N0VDDQ1.50mA3	Idle power-down standby current:	IDD2P1	VDD1	2.40	mA			
CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabled Idle power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stableIDD2PS1VDD12.40mA3IDD2PS2VDD12.40mA	tCK = tCKmin;	IDD2P2	VDD2	3.60	mA			
All banks are idle; CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD2PQVDDQ1.50mA3OB2PS1VDD12.40mA3Idle power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CKE is LOW; CS is LOW; All banks are idle; Data bus inputs are stableIDD2PS2VDD12.40mA3IDD2PS2VDD23.60mAIDD2PS2VDD23.60mA10CKE is LOW; CS is LOW; All banks are idle; Data bus inputs are stableIDD2PS2VDDQ1.50mA3IDD2N2VDDQ1.50mA333CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stableIDD2N1VDD12.40mA3IDD2N2VDD230.00mAIDD2N2VDD230.00mA3CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2N2VDD230.00mA3IDD2N2VDDQ1.50mA3333IDD2N2VDDQ1.50mA333IDD2N2VDDQ1.50mA33IDD2N2VDDQ1.50mA33	CKE is LOW;							
CA bus inputs are switching; Data bus inputs are stable; ODT disabledIDD2PQVDDQ1.50mA3IDD2PGODD disabledIDD2PS1VDD12.40mA3Idle power-down standby current with clock stop: CK_t = LOW, CK_c = HIGH; CKE is LOW; CS is LOW; All banks are idle; Data bus inputs are stableIDD2PS2VDD12.40mA3IDD2PS2VDD23.60mAIDD2PS2VDD23.60mA3CK_t = LOW, CK_c = HIGH; CKE is LOW; All banks are idle; Data bus inputs are stableIDD2PS2VDDQ1.50mA3ODT is disabled. IDD2N2IDD2N2VDD12.40mA33CK = tCKmin; CS is LOW; All banks are idle; CS is LOW; All banks are idle; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2N2VDD230.00mA3IDD2N2VDDQ1.50mA33333IDD2N2VDD230.00mA333CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2N2VDDQ1.50mA3	CS is LOW;							
CA bus inputs are switching; Intervention Intervention Intervention Data bus inputs are stable; IDD2PS1 VDD1 2.40 mA Idle power-down standby current with clock stop: IDD2PS2 VDD2 3.60 mA CK_t = LOW, CK_c = HIGH; IDD2PS2 VDD2 3.60 mA CKE is LOW; IDD2PS2 VDDQ 1.50 mA 3 CA bus inputs are stable; IDD2PS2 VDDQ 1.50 mA 3 CA bus inputs are stable; IDD2PS2 VDDQ 1.50 mA 3 Data bus inputs are stable; IDD2PS2 VDDQ 1.50 mA 3 Data bus inputs are stable IDD2N1 VDD1 2.40 mA CK = tCKmin; IDD2N2 VDD2 30.00 mA 3 CKE is HIGH; IDD2N2 VDD2 30.00 mA 3 CK is LOW; IDD2N2 VDDQ 1.50 mA 3 All banks are idle; IDD2N2 VDDQ 1.50 mA 3 CA bus inputs are stable IDD2N2 VDDQ	All banks are idle;			4.50	m۸	2		
ODT disabledIDD2PS1VDD12.40mAIdle power-down standby current with clock stop: CK_t =LOW, CK_c =HIGH;IDD2PS2VDD23.60mACKE is LOW; CS is LOW; All banks are idle; Data bus inputs are stableIDD2PS2VDDQ1.50mAODT is disabled. Idle non power-down standby current: tCK = is HIGH; CS is LOW;IDD2N1VDD12.40mA3CKE is HIGH; CS is LOW; All banks are idle; Data bus inputs are stableIDD2N1VDD12.40mA3CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2N1VDD230.00mA3CKE is HIGH; CA bus inputs are stableIDD2N2VDD230.00mA3CKE is HIGH; CA bus inputs are stableIDD2N2VDDQ1.50mA3All banks are idle; CA bus inputs are stableIDD2N2VDDQ1.50mA3	CA bus inputs are switching;	IDD2FQ	VDDQ	1.50		5		
Idle power-down standby current with clock stop:IDD2PS1VDD12.40mACK_t =LOW, CK_c =HIGH;IDD2PS2VDD23.60mACKE is LOW;IDD2PS2VDD23.60mACS is LOW;IDD2PS2VDDQ1.50mA3CA bus inputs are stable;IDD2PS2VDDQ1.50mA3Data bus inputs are stableIDD2PS2VDDQ1.50mA3CK = tCKmin;IDD2N1VDD12.40mA4CKE is HIGH;IDD2N2VDD230.00mA4CK = is HIGH;IDD2N2VDD230.00mA3CK = is HIGH;IDD2N2VDD230.00mA3CK = is HIGH;IDD2N2VDD230.00mA3CK = is hIGH;IDD2N2VDD230.00mA3CK = is hIGH;IDD2N2VDD230.00mA3CA bus inputs are switching;IDD2N2VDDQ1.50mA3Data bus inputs are stableIDD2N2VDDQ1.50mA3	Data bus inputs are stable;							
stop:ID2PS2VDD23.60mACK_t = LOW, CK_c = HIGH;ID2PS2VDD23.60mACKE is LOW;ID2PS2VDDQ1.50mA3CA bus inputs are stable;IDD2PS2VDDQ1.50mA3Data bus inputs are stableIDD2N1VDD12.40mA3CKE is HIGH;IDD2N2VDD230.00mA4CKE is HIGH;IDD2N2VDD230.00mA3CKE is HIGH;IDD2N2VDD230.00mA3CKE is HIGH;IDD2N2VDD230.00mA3CA bus inputs are switching;IDD2N2VDDQ1.50mA3Data bus inputs are stableIDD2N2VDDQ1.50mA3								
IDD2PS2VDD23.60mACK_t = LOW, CK_c = HIGH; CKE is LOW; CS is LOW; All banks are idle; Data bus inputs are stable ODT is disabled.IDD2PS2VDDQ1.50mA3IDD2PS2VDDQ1.50mA3333CK E is LOW; CA bus inputs are stable Idle non power-down standby current: ICK = tCKmin; CS is LOW; All banks are idle; CS is LOW; All banks are idle; CS is LOW; All banks are idle; CS is LOW; All banks are switching; Data bus inputs are stableIDD2N1VDD12.40mA3IDD2N2VDD230.00mAC33333CKE is HIGH; CA bus inputs are stableIDD2N2VDD230.00mA3IDD2N2VDD230.00mA333CKE is HIGH; CA bus inputs are stableIDD2N2VDDQ1.50mA3IDD2N2VDDQ1.50mA333IDD2N2VDDQ1.50mA33IDD2N2VDDQ1.50mA33	•	IDD2PS1	VDD1	2.40	mA			
CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT is disabled. Idle non power-down standby current: ICK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2PSQVDDQ1.50mA3IDD2PSQVDDQ1.50mA3IDD2N1VDD12.40mA1CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2NQVDDQ1.50mA3		IDD2PS2	VDD2	3.60	mA			
All banks are idle; CA bus inputs are stable; Data bus inputs are stable ODT is disabled.IDD2PSQVDDQ1.50mA3IDD2PSQODDQ1.50mA3IDD2 is disabled.IDD2N1VDD12.40mAIDD2N1VDD12.40mA1ICK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2NQVDDQ1.50mAIDD2NQVDDQ1.50mA3								
CA bus inputs are stable; Data bus inputs are stableIDD2N1VDD11.00Int.OODT is disabled. Idle non power-down standby current: ICK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2N1VDD12.40mAIDD2N2VDD230.00mAIDD2N2VDD230.00mACKE is HIGH; CS is LOW; All banks are idle; Data bus inputs are stableIDD2N2VDDQ1.50mA33	CS is LOW;							
CA bus inputs are stable; Data bus inputs are stableIDD2N1VDD12.40mAODT is disabled. Idle non power-down standby current: ICK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2N1VDD12.40mAIDD2N2VDD230.00mAIDD2N2VDD230.00mACKE is HIGH; CS is LOW; All banks are idle; Data bus inputs are stableIDD2N2VDDQ1.50mA3	All banks are idle;	IDD2PSQ	VDDQ	1 50	mA	3		
ODT is disabled.IDD2N1VDD12.40mAIdle non power-down standby current:IDD2N1VDD12.40mAtCK = tCKmin;IDD2N2VDD230.00mACKE is HIGH;CS is LOW;IDD2N2VDD230.00mAAll banks are idle; CA bus inputs are switching; Data bus inputs are stableIDD2NQVDDQ1.50mA3	CA bus inputs are stable;			1.00				
Idle non power-down standby current:IDD2N1VDD12.40mAtCK = tCKmin;IDD2N2VDD230.00mACKE is HIGH;CS is LOW;IDD2N2VDD230.00mAAll banks are idle;IDD2NQVDDQ1.50mA3CA bus inputs are switching;IDD2NQVDDQ1.50mA3	Data bus inputs are stable							
tCK = tCKmin; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable	ODT is disabled.							
CKE is HIGH; IDD2N2 VDD2 00.00 IIIIX CS is LOW; All banks are idle; IDD2NQ VDDQ 1.50 mA 3 CA bus inputs are switching; Data bus inputs are stable IDD2NQ VDDQ 1.50 mA 3	Idle non power-down standby current:	IDD2N1	VDD1	2.40	mA			
CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable IDD2NQ VDDQ 1.50 mA 3	tCK = tCKmin;	IDD2N2	VDD2	30.00	mA			
All banks are idle; CA bus inputs are switching; Data bus inputs are stable IDD2NQ VDDQ 1.50 mA 3	CKE is HIGH;							
CA bus inputs are switching; Data bus inputs are stable	CS is LOW;							
CA bus inputs are switching; Data bus inputs are stable	All banks are idle;	IDD2No	VDDO	1 50	mΔ	3		
	CA bus inputs are switching;			06.1	11/3			
ODT is disabled.	Data bus inputs are stable							
	ODT is disabled.							



Parameter/Condition	Symbol	Power Supply	LPDDR4-3733	Units	Notes
Idle non power-down standby current with clock stopped:	IDD2NS1	VDD1	2.40	mA	
CK_t=LOW; CK_c=HIGH;	IDD2NS2	VDD2	20.00	mA	
CKE is HIGH;					
CS is LOW;					
All banks are idle;			4.50		
CA bus inputs are stable;	IDD2NSQ	VDDQ	1.50	mA	3
Data bus inputs are stable					
ODT disabled					
Active power-down standby current:	IDD3P1	VDD1	2.40	mA	
tCK = tCKmin;	IDD3P2	VDD2	9.60	mA	
CKE is LOW;		V002	0.00		
CS is LOW;					
One bank is active;					
CA bus inputs are switching;	IDD3PQ	VDDQ	1.50	mA	3
Data bus inputs are stable					
ODT disabled					
Active power-down standby current with clock stop:	IDD3PS1	VDD1	2.40	mA	
CK_t=LOW, CK_c=HIGH;	IDD3PS2	VDD2	9.60	mA	
CKE is LOW;					
CS is LOW;					
One bank is active;	IDD3PSQ	VDDQ	4.50	mA	4
CA bus inputs are stable;	10001 00	VDDQ	1.50	IIIA	4
Data bus inputs are stable					
ODT disabled					
Active non-power-down standby current:	IDD3N1	VDD1	3.40	mA	
tCK = tCKmin;	IDD3N2	VDD2	42.00	mA	
CKE is HIGH;					
CS is LOW;					
One bank is active;	IDD3NQ	VDDQ	4.50	m A	4
CA bus inputs are switching;	UDSINQ		1.50	mA	4
Data bus inputs are stable					
ODT disabled					



Parameter/Condition	Symbol	Power Supply	LPDDR4-3733	Units	Notes
Active non-power-down standby current with clock stopped:	IDD3NS1	VDD1	3.40	mA	
CK_t=LOW, CK_c=HIGH;	IDD3NS2	VDD2	30.00	mA	
CKE is HIGH;					
CS is LOW;					
One bank is active;	IDD3NSQ	VDDQ	1.50		4
CA bus inputs are stable;	IDD3N3Q	VDDQ	1.50	mA	4
Data bus inputs are stable					
ODT disabled					
Operating burst READ current:	IDD4R1	VDD1	15.00	mA	
tCK = tCKmin;	IDD4R2	VDD2	400.00	mA	
CS is LOW between valid commands;					
One bank is active;					
BL = 16 or 32; RL = RL(MIN);				~ ^	F
CA bus inputs are switching;	IDD4RQ	VDDQ	187.80	mA	5
50% data change each burst transfer					
ODT disabled.					
Operating burst WRITE current:	IDD4W1	VDD1	15.00	mA	
tCK = tCKmin;	IDD4W2	VDD2	300.00	mA	
CS is LOW between valid commands;					
One bank is active;					
BL = 16 or 32; WL = WLmin;	IDD4WQ	VDDQ	1.50	mA	4
CA bus inputs are switching;	1004WQ	VEEQ	1.50		-
50% data change each burst transfer					
ODT disabled					
All-bank REFRESH Burst current:	IDD51	VDD1	35.00	mA	
tCK = tCKmin;	IDD52	VDD2	190.00	mA	
CKE is HIGH between valid commands;					
tRC = tRFCabmin;					
Burst refresh;	IDD5Q	VDDQ	1.50	mA	4
CA bus inputs are switching;			1.00		
Data bus inputs are stable;					
ODT disabled					



Parameter/Condition	Symbol	Power Supply	LPDDR4-3733	Units	Notes
All-bank REFRESH Average current:	IDD5AB1	VDD1	7.60	mA	
tCK = tCKmin;	IDD5AB2	VDD2	36.00	mA	
CKE is HIGH between valid commands;					
tRC = tREFI;					
CA bus inputs are switching;	IDD5ABQ	VDDQ	1.50	mA	4
Data bus inputs are stable;					
ODT disabled					
Per-bank REFRESH Average current:	IDD5PB1	VDD1	6.00	mA	
tCK = tCKmin;	IDD5PB2	VDD2	36.00	mA	
CKE is HIGH between valid commands;					
tRC = tREFI/8;					
CA bus inputs are switching;	IDD5PBQ	VDDQ	1.50	mA	4
Data bus inputs are stable;					
ODT disabled					
Self refresh current (85 °C):	IDD61	VDD1	5.00	mA	6,7,9
CK_t=LOW, CK_c=HIGH;	IDD62	VDD2	12.00	mA	6,7,9
CKE is LOW;					
CA bus inputs are stable;	IDD6q	VDDQ	1.50	mA	4,6,7,9
Data bus inputs are stable;		VDDQ	1.50		1,0,7,0
ODT disabled					
Self refresh current (25 °C):	IDD61	VDD1	0.65	mA	6,7,9
CK_t=LOW, CK_c=HIGH;	IDD62	VDD2	1.33	mA	6,7,9
CKE is LOW;					
CA bus inputs are stable;	IDDA				4070
Data bus inputs are stable;	IDD6Q	VDDQ	0.02	mA	4,6,7,9
ODT disabled					

Notes:

1. Published IDD values are the maximum of the distribution of the arithmetic mean.

2. ODT disabled: MR11[2:0] = 000B.

3. IDD current specifications are tested after the device is properly initialized.

4. Measured currents are the summation of VDDQ and VDD2.

5. Guaranteed by design with output load = 5pF and RON = 40 ohm.

6. This is the general definition that applies to full array Self Refresh.

7. Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Ranges.

8. For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.

9. IDD6 85°C is guaranteed, IDD6 25/105°C is typical of the distribution of the arithmetic mean.

10. IDD6ET is a typical value, is sampled only, and is not tested.



1.3.3 AC Timing Parameters

Parameter	Symbol	min/			D	ata Ra	te			- Unit	Note
	Symbol	max	533	1066	1600	2133	2667	3200	3733		note
ACTIVE to ACTIVE command period	tRC	min				vith all- vith per				ns	
Minimum Self-Refresh Time (Entry to Exit)	tSR	min			max(15ns, 3	BnCK)			ns	
Self Refresh exit to next valid command delay	tXSR	min		max	(tRFCa	ab + 7.	5ns, 2r	nCK)		ns	
Exit power down to next valid command delay	tXP	min			max(7	7.5ns, t	ōnCK)			ns	
CAS to CAS delay	tCCD	min				8				tCK(avg)	
CAS to CAS delay (Masked Write w/ECC)	tCCDMW	min				32				tCK(avg)	
Internal Read to Precharge command delay	tRTP	min		max(7.5ns, 8nCK)				ns			
RAS to CAS Delay	tRCD	min			max(18ns, 4	nCK)			ns	
Row Precharge Time (single bank)	tRPpb	min			max(18ns, 3	BnCK)			ns	
Row Precharge Time (all banks) - 8-bank	tRPab	min			max(21ns, 3	BnCK)			ns	
Row Active Time	tRAS	min			max(42ns, 3	BnCK)			ns	
	11770	max	n	nin(9 *	tREFI	* Refre	esh Ra	te, 70.2	2)	us	
Write Recovery Time	tWR	min			max(18ns, 4	InCK)			ns	
Write to Read Command Delay	tWTR	min			max(10ns, 8	BnCK)			ns	
Active bank A to Active bank B	tRRD	min		max(10ns, 4nCK)				ns	1		
Precharge to Precharge Delay	tPPD	min	4				tCK	2			
Four Bank Activate Window	tFAW	min	40				ns	1			
Delay from SRE command to CKE input LOW	tESCKE	min			max(1	.75ns,	3nCK)			-	3

Table — Core Parameters

Notes:

1. 4267 Mbps timing value is supported at lower data rates if the device is supporting 4266 Mbps speed grade.

2. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

3. Delay time has to satisfy both analog time (ns) and clock count (nCK). It means that tESCKE will not expire until CK has toggled through at least three full cycle (3 tCK) and 1.75ns has transpired. The case which 3nCK is applied to is shown below.



Parameter	Symbol	min/max	LPDDR4 1600	LPDDR4 3200	LPDDR4 3733	Unit	Note
Average Clock Period	tCK(avg)	min	1.25	0.625	0.535	ns	
Average Clock Period	iCr(avy)	max	100	100	100	115	
Average high pulse width	tCH(ova)	min		0.46		tCK(ava)	
Average high pulse width	tCH(avg)	max			tCK(avg)		
Average low pulse width	tCL(avg)	min			tCK(ava)		
Average low pulse width	iCL(avy)	max			tCK(avg)		
Absolute Clock Period	tCK(abs)	min	tCK(av	g)min + tJIT(p	per)min	ps	
Abaduta daak HICH pulsa width	tCH(aba)	min			tCK(ova)		
Absolute clock HIGH pulse width	tCH(abs)	max			tCK(avg)		
Abacluta clock I OW pulse width	tCl (aba)	min			tCK(a)		
Absolute clock LOW pulse width	tCL(abs)	max	0.57			tCK(avg)	
Clask Pariad litter	t IIT(nor)	min	-70	-40	-34		
Clock Period Jitter	tJIT(per)	max	70	40	34	ps	
Maximum Clock Jitter between two	t IIT(co)	min	-				
consecutive clock cycles	tJIT(cc)	max	140	140 80 68		ps	

Table — Clock timings

Table — ZQ Calibration timings

Parameter	Symbol	min/may	LPDDR4 Data Rate								Note
	Symbol	mm/max	533	1066	1600	2133	2667	3200) 3733 u u n	Unit	note
ZQ Calibration Time	tZQCAL	min		1							
ZQ Calibration Latch Quiet Time	tZQLAT	min		1 max(30ns, 8nCK)						ns	
Calibration Reset Time	tZQRESET	min	min max(30ns, 8nCK)					ns			



					-		
Parameter	Symbol	min/ max	533/ 1066/ 1600	2133/ 2667	3200/ 3733	Unit	Note
Data Timing							
DQS_t,DQS_c to DQ Skew	tDQSQ	max		0.18		UI	6
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	tQH	min	min	(tQSH, tC	SL)	ps	6
DQ output window time total, per pin (DBI- Disabled)	tQW_total	min	0.75	0.73	0.70	UI	6,11
DQS_t, DQS_c to DQ Skew total, per group, per access (DBI-Enabled)	tDQSQ_DBI	max		0.18		UI	6
DQ output hold time total from DQS_t, DQS_c (DBlenabled)	tQH_DBI	min	min(tQSH_DBI, tQSL_DBI			ps	6
DQ output window time total, per pin (DBI- enabled)	tQW_total_DBI	min	0.75	0.73	0.70	UI	6,11
Read preamble	tRPRE	min		1.8		tCK(avg)	
Read postamble	tRPST	min		0.4		tCK(avg)	
Extended Read postamble	tRPSTE	min	1.4		tCK(avg)		
DQS Low-impedance time from CK_t, CK_c	tLZ(DQS)	min		K) + tDQS E(Max) x 200ps		ps	
DQS High-impedance time from CK_t, CK_c	tHZ(DQS)	max	+ (BL/2 x	K) + tDQS tCK) + ∕lax) x tCł	. ,	ps	
DQ Low-impedance time from CK_t, CK_c	tLZ(DQ)	min	(RL x tC	K) + tDQS - 200ps	SCK(Min)	ps	
DQ High-impedance time from CK_t, CK_c	tHZ(DQ)	max	+ tDQS	K) + tDQS SQ(Max)+ CK) - 100p	(BL/2 x	ps	
Data Strobe Timing							
DOS output occord time from CK/CK#	+DOSCK	min		1.5			1
DQS output access time from CK/CK#	tDQSCK	max		3.5		ns	1
DQSCK Temperature Drift	tDQSCK_temp	max		4		ps/°C	3
DQSCK Volgate Drift	tDQSCK_volt	max		7		ps/mV	2
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	max		1.0		ns	4,5
DQS Output Low Pulse Width (DBI Disabled)	tQSL	min	tCL(abs)-0.05		tCK(avg)	9,11	
DQS Output High Pulse Width (DBI Disabled)	tQSH	min	tCH(abs)-0.05		tCK(avg)	10.,11	
DQS Output Low Pulse Width (DBI Enabled)	tQSL_DBI	min	tCL(abs)-0.045)45	tCK(avg)	9,11
DQS Output High Pulse Width (DBI Enabled)	tQSH_DBI	min	tC	H(abs)-0.0	045	tCK(avg)	10,11

Table — DQ Tx Voltage and Timings (Read Timing parameters)



Notes:

- Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The volage supply noise must comply to the component Min-Max DC Operating conditions.
- 2. tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSCK_volt should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}] / abs{V1-V2}. For tester measurement VDDQ = VDD2 is assumed.
- 3. tDQSCK_temp max delay variation as a function of Temperature.
- 4. The same voltage and temperature are applied to tDQS2CK_rank2rank.
- 5. tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 6. DQ to DQS differential jitter where the total includes the sum of deterministic and random timing terms for a specified BER.
- 7. The deterministic component of the total timing.
- 8. This parameter will be characterized and guaranteed by design.
- 9. tQSL describes the instantaneous differential output low pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge.
- 10. tQSH describes the instantaneous differential output high pulse width on DQS_t DQS_c, as measured from on falling edge to thenext consecutive rising edge.
- 11. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater than tCK(avg), the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs)-0.04.
- 12. UI=tCK(avg)min/2



Parameter	Symbol	min/max	1600/ 1867	2133/ 2400	3200/ 3733	Unit	Note
Rx Mask voltage p-p total	VdIVW_total	max	140	140	140	mV	1,2,3,5
Rx Mask voltage - deterministic	VdIVW_dV	max	TBD	TBD	TBD	mV	1,5
Rx timing window total (At VdIVW voltage levels)	TdlVW_total	max	0.22	0.22	0.25	UI	1,2,4,5
Rx deterministic timing	TdIVW_dj	max	TBD	TBD	TBD	UI	1,5
Rx timing window 1bit toggle (At VdIVW voltage levels)	TdIVW_1bit	max	TBD	TBD	TBD	UI	1,2,4,5,14
DQ AC input pulse amplitude p-p	VIHL_AC	min	180	180	180	mV	7,15
DQ input pulse width (At Vcent_DQ)	TdIPW	min	0.45	0.45	0.45	UI	10
DQ to DQS offset	TDOS2DO	min	200	200	200		0
DQ to DQS offset	TDQS2DQ	max	800	800	800	ps	9
DQ to DQ offset	TDQDQ	max	30	30	30	ps	10
DQ to DQS offset temperature variation	TDQS2DQ_temp	max	0.6	0.6	0.6	ps/°C	11
DQ to DQS offset voltage variation	TDQS2DQ_volt	max	33	33	33	ps/50mV	12
DQ to DQS offset rank to rank	TDQS2DQ_rank2rank	max	200	200	200	ps	17,18
Write command to 1st DQS latching	tDQSS	min		0.75		tCK(avg)	
transition	10000	max		1.25		iCit(avg)	
DQS input high-level width	tDQSH	min		0.4		tCK(avg)	
DQS input low-level width	tDQSL	min		0.4		tCK(avg)	
DQS falling edge to CK setup time	tDSS	min		0.2		tCK(avg)	
DQS falling edge hold time from CK	tDSH	min		0.2		tCK(avg)	
Write preamble	tWPRE	min		1.8		tCK(avg)	
0.5 tCK Write postamble	tWPST	min		0.4		tCK(avg)	
1.5 tCK Write postamble	tWPSTE	min		1.4		tCK(avg)	
Input slew rate over VdIVW_total	SRIN_dIVW	min	1	1	1	V/ns	13
		max	7	7	7	V/115	13

Table — DQ Tx Voltage and Timings (Write Timing parameters)

Notes:

1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >250KHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.

2. The design specification is a BER <tbd. The BER will be characterized and extrapolated if necessary using a dual dirac method.

3. Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).

4. Rx differential DQ to DQS jitter total timing window at the VdIVW voltage levels.

5. Defined over the DQ internal Vref range. The Rx mask at the pin must be within the internal Vref DQ range irrespective of the input signal common mode.

6. Deterministic component of the total Rx mask voltage or timing. Parameter will be characterized and guaranteed by design. Measurement method TBD




- 7. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that IHL_AC/2 min must be met both above and below Vcent_DQ.
- 8. DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid).
- 9. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- 10. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 11. TDQS2DQ max delay variation as a function of temperature.
- 12. TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2.
- 13. Input slew rate over VdIVW Mask centered at Vcent_DQ(pin_mid).
- 14. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 15. VIHL_AC does not have to be met when no transitions are occurring.
- 16. UI=tCK(avg)min/2
- 17. The same voltage and temperature are applied to tDQS2DQ_rank2rank
- 18. tDQS2DQ_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- A. The following Rx voltage and timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. The timing parameters in UI can be converted to absolute time values where tck(avg)min/2= 625ps for DQ=1600. For example the TdIVW_total(ps) =0.22*625ps= 137.5ps.

Table — Self-Refresh Timing Parameters

Parameter	Symbol min/max -			Data Rate							
	Symbol	mm/max	533	1066	1600	2133	2667	3200	3733	Unit	Note
Delay from Self Refresh Entry to CKE Input Low	tESCKE	min			max(1	.75ns	,3tCK))		nCK	1
Minimum Self-Refresh Time (Entry to Exit)	tSR	min			max(1	15ns, 3	3nCK)			ns	1
Self refresh exit to next valid command delay	tXSR	min		max(tRFCa	ab + 7.	.5ns, 2	2nCK)		ns	1,2

Note

 Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.



2. MRR-1, CAS-2, SRX, MPC, MRW-1, and MRW-2 commands (except PASR bank/segment setting) are only allowed during this period.



Parameter	Symbol	min/ max	DQ-1333 ^{A)}	DQ- 1600/1867	DQ-3200/3733	Unit	Note
Rx Mask voltage p-p	VcIVW	max	175	175	155	mV	1,2,4
Rx timing window	tcIVW	max	0.3	0.3	0.3	UI	1,2,3,4
CA AC input pulse amplitude pk-pk	VIHL_AC	min	210	210	190	mV	5,8
CA input pulse width	TcIPW	min	0.55	0.55	0.6	UI	6
Input slew rate over VcIVW	SRIN_cIVW	min	1	1	1		7
		max	7	7	7	V/ns	(

Table — Command Address Input Parameters

Notes:

1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.

2. Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).

- 3. Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.
- 4. Defined over the CA internal Vref range. The Rx mask at the pin must be within the internal Vref CA range irrespective of the input signal common mode.
- 5. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
- 6. CA only minimum input pulse width defined at the Vcent_CA(pin mid).
- 7. Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).
- 8. VIHL_AC does not have to be met when no transitions are occurring.
- 9. UI=tCK(avg)min
- A. The following Rx voltage and timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. The timing parameters in UI can be converted to absolute time values where tck(avg)min= 1.5ns for DQ=1333. For example the TclVW(ps) = 0.3*1.5ns=450ps.

Parameter	Symbol	min/			C	ata Rat	e			Linit	Note
	Symbol	max	533	1066	1600	2133	2667	3200	3733	Unit	note
Clock Cycle Time	tCKb	min	18								
	ICKD	max			ns						
DQS Output Data Access Time from CK/CK#	tDQSCKb	min	1.0							ns	
	IDQSCKD	max	10.0								
Data Strobe Edge to Output Data Edge tDQSQb	tDQSQb	max	1.2							ns	

Table — Boot Parameters



Parameter	Symbol	min/	min/ Data Rate								
	Symbol	max	533	1066	1600	2133	2667	3200	3733	Unit	Note
Additional time after tXP has expired until the MRR command may be issued	tMRRI	min	tRCD + 3nCK								
MODE REGISTER Write command period	tMRW	min	max(10ns, 10nCK)								
MODE REGISTER Read command period	tMRR	min	8								
Mode Register Write Set Command Delay	tMRD	min	max(14ns, 10nCK)								

Table — Mode Register Parameters

Table — VRCG Enable/Disable Timing

Parameter	Symbol	min/			Unit	Note					
	Symbol	max	533	1066	1600	2133	2667	3200	3733		NOLE
VREF high current mode enable time	tVRCG_Enable	max				200				ns	
VREF high current mode disable time	tVRCG_Disable	max				100				ns	



Parameter	Question	min/			D	ata Ra	te			1 1	Nata
	Symbol	max	533	1066	1600	2133	2667	3200	3733	Unit	Note
Valid Clock Requirement after CKE Input Low	tCKELCK	min	max(5ns, 5nCK)						-		
Data Setup for Vref Training Mode	tDStrain	min				2				ns	
Data Hold for Vref Training Mode	tDHtrain	min				2				ns	
Asynchronous Data Read	tADR	max				20				ns	
CA Bus Training Command to CA Bus Training command Delay	tCACD	min	RU(tADR/tCK)							tCK	2
Valid Strobe Requirement before CKE Low	tDQSCKE	min				10				ns	1
First CA Bus Training Command Following CKE Low	tCAENT	min	250						ns		
Vref Step Time – multiple steps	tVref_long	max	250						ns		
Vref Step Time – one step	tVref_short	max	80						ns		
Valid Clock Requirement before CS High	tCKPRECS	min	2*tCK + tXP						-		
Valid Clock Requirement after CS High	tCKPSTCS	min	max(7.5ns, 5nCK)						-		
Minimum delay from CS to DQS toggle in command bus training	tCS_Vref	min		2					tCK		
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQ S	min	10						ns		
Valid Clock Requirement before CKE Input High	tCKCKEH	min	max(1.75ns, 3nCK)					-			
CA Bus Training CKE High to DQ Tri-state	tMRZ	min	1.5					ns			
ODT turn-on latency from CKE	tCKELODT on	min	20					ns			
ODT turn-off latency from CKE	tCKELODT off	min				20				ns	

Table — Command Bus Training Parameters

Notes:

1. DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.

2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.



Parameter	Qumbal	min/			Data Rate			l lmit	Nata	
	Symbol	max	1600	2133	2400	3200	3733	Unit	Note	
DQS_t/DQS_c delay after write leveling mode is programmed	tWLDQSEN	min		20						
Write preamble for Write Leveling	tWLWPRE	min		20						
First DQS_t/DQS_c edge after write leveling mode is programmed	tWLMRD	min	40							
Write leveling output delay	tWLO	min			0			ns		
white leveling output delay	IVVLO	max			115					
Valid Clock Requirement before DQS Toggle	tCKPRDQS	min		max	k(7.5ns, 4n	CK)				
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	min		max(7.5ns, 4nCK)						
Write leveling hold time	tWLH	min	150	100	100	75	62.5	ps	1,2	
Write leveling setup time	tWLS	min	150	100	100	75	62.5	ps	1,2	
Write leveling invalid window	tWLIVW_Total	min	240 160 160 120 105					ps	1,2	

Table — Write Leveling Parameters

Notes:


1. In addition to the traditional setup and hold time specifications above, there is value in a invalid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.

 tWLIVW_Total is defined in a similar manner to tdIVW_Total, except that here it is a DQS invalid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling invalid window.

The DQS input mask for timing with respect to CK is shown in the following figure. The "total" mask (TdiVW_total) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

Figure — DQS_t/DQS_c and CK_t/CK_c at DRAM Latch

Internal Composite DQS Eye





Parameter	Symbol	min/			Γ	Data Rat	е			Unit	Note
i arameter	Symbol	max	533	1066	1600	2133	2667	3200	3733	Unit	note
Delay from MRW command to DQS Driven out	tSDO	max	max(12nCK, 20ns)						ns	1	

Table — Read Preamble Training Timings

Table — MPC [Write FIFO] AC Timing

Parameter	Symbol	min/			C	Data Rat	е			Linit	Noto
		max	533	1066	1600	2133	2667	3200	3733	Unit	Note
Additional time after tXP has expired until MPC [Write FIFO] command may be issued	tMPCWR	min		tRCD + 3nCK							

Table — DQS Interval Oscillator AC Timing

Parameter	Symbol	min/max	Value	Unit	Note
Delay time from OSC stop to Mode Register Readout	tOSCO	min	max(40ns,8nCK)	ns	

Table — Frequency Set Point Timing

Parameter	Symbol	min/			D	ata Ra	te			Unit	Not
	Symbol	max	533	1066	1600	2133	2667	3200	3733	Unit	е
	tFC_Short	min				200				ns	1
Frequency Set Point Switching Time	tFC_Middle	min		200							1
	tFC_Long	min		250							1
Valid Clock Requirement after entering FSP change	tCKFSPE	min	n max(7.5ns, 4nCK)								
Valid Clock Requirement before 1st valid ommand after FSP change	tCKFSPX	min	max(7.5ns, 4nCK)								

Notes:

1. Frequency Set Point Switching Time depends on value of Vref(ca) setting: MR12 OP[5:0] and Vref(ca) Range: MR12 OP[6] of FSPOP

0 and 1. The details are shown in Table "tFC value maping".

Additionally change of Frequency Set Point may affect Vref(dq) setting. Setting time of Vref(dq) level is same as Vref(ca) level.



Parameter	Symbol	min/max	LPDDR4-1600/1866/2133/2400/3200/3733	Unit	Note
ODT CA Value Update Time	tODTUP	min	RU(20ns/tCK,avg)		

Table — CA ODT setting timing

Table — Power Down timing

Parameter	Symbol min/ Data Rate							Unit	Not									
	Symbol	max	533	1066	1600	2133	2667	3200	3733	Unit	е							
CKE minimum pulse width (HIGH and LOW pulse width)	tCKE	min		Max(7.5ns,4nCK)														
Delay from valid command to CKE input LOW	tCMDCKE	min		Max(1.75ns,3nCK)							1							
Valid Clock Requirement after CKE Input low	tCKELCK	min			Max	(5ns,5r	nCK)			ns	1							
Valid CS Requirement before CKE Input Low	tCSCKE	min	1.75						1.75				1.75				ns	
Valid CS Requirement after CKE Input low	tCKELCS	min	Max(5ns, 5nCK)						ns									
Valid Clock Requirement before CKE Input High	tCKCKEH	min	Max(1.75ns, 3nCK)						ns	1								
Exit power- down to next valid command delay	tXP	min			Max(7	7.5ns, 5	önCK)			ns	1							
Valid CS Requirement before CKE Input High	tCSCKEH	min				1.75				ns								
Valid CS Requirement after CKE Input High	tCKEHCS	min			Max(7	7.5ns, 5	önCK)			ns	1							
Valid Clock and CS Requirement after CKE Input low after MRW Command	tMRWCKEL	min	Max(14ns, 10nCK)					ns	1									
Valid Clock and CS Requirement after CKE Input low after ZQ Calibration Start Command	tZQCKE	min	Max(1.75ns, 3nCK)					ns	1									

Notes:

1. Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 3.75ns has transpired. The case which 3nCK is applied to is shown below.




Figure — tCMDCKE Timing



Parameter	Symbol	LPDI	DR4	Unit	Note
	Symbol	Min	Max	Unit	Note
PPR Programming Time	tPGM	1000	-	ms	
PPR Exit Time	tPGM_Exit	15	-	ns	
New Address Setting Time	tPGMPST	50	-	us	

Table — PPR Timing Parameters

Table — Temperature Derating for AC timing

Parameter	Symbol	min/			D	ata Rat	e			Lloit	Note
	Symbol	max	533	1066	1600	2133	2667	3200	3733		note
DQS Output access time from CK_t/CK_c (derated)	tDQSCKd	max		3600							1
RAS-to-CAS delay (derated)	tRCDd	min	tRCD + 1.875								1
Activate-to-Activate command period (derated)	tRCd	min	tRC + 3.75							ns	1
Row active time (derated)	tRASd	min	tRAS + 1.875							ns	1
Row precharge time (derated)	tRPd	min	tRP + 1.875							ns	1
Active bank A to Active bank B (derated)	tRRDd	min	tRRD + 1.875							ns	1

Notes:

1. Timing derating applies for operation at 85°C to 95°C



1.3.4 Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

T;	able — Command T	Fruth	Tab	le					
Command	SDR Command Pins		DD	R CA	Pins (10)		CK_ted	Notes
	CS_n	CA0	CA1	CA2	CA3	CA4	CA5	ge	NOIES
Deselect (DES)	L)	X			R1	1,2
Multi Burpage Command (MBC)	Н	L	L	L	L	L	OP6	R1	120
Multi Purpose Command (MPC)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,2,9
Precharge (Per Bank, All Bank)	Н	L	L	L	L	Н	AB	R1	1004
Frecharge (Fer Bark, All Bark)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Pofroch (Dor Ponk, All Ponk)	Н	L	L	L	Н	L	AB	R1	1004
Refresh (Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Salf Defreeh Entry	Н	L	L	L	Н	Н	V	R1	1.0
Self Refresh Entry	L	V						R2	1,2
Write-1	Н	L	L	н	L	L	BL	R1	1,2,3,6,7,
white-1	L	BA0	BA1	BA2	V	C9	AP	R2	9
Self Refresh Exit	Н	L	L	н	L	Н	V	R1	1.0
	L			١	/			R2	1,2
Mask Write-1	Н	L	L	Н	Н	L	L	R1	1,2,3,5,6,
	L	BA0	BA1	BA2	V	C9	AP	R2	9
RFU	Н	L	L	Н	Н	Н	V	R1	1,2
KF U	L	V					R2	1,2	
Read-1	Н	L	Н	L	L	L	BL	R1	1,2,3,6,7,
	L	BA0	BA1	BA2	V	C9	AP	R2	9
CAS-2 (Write-2 or Mask Write-2 or Read-2	Н	L	Н	L	L	Н	C8	R1	1,8,9
or MRR-2)	L	C2	C3	C4	C5	C6	C7	R2	1,0,9
RFU	Н	L	Н	L	Н	L	V	R1	1.0
KFU	L			١	V			R2	1,2
RFU	Н	L	Н	L	Н	Н	V	R1	1,2
KF U	L			١	V			R2	1,2
MRW-1	Н	L	Н	Н	L	L	OP7	R1	1 2 1 1
	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,11
	Н	L	Н	Н	L	Н	OP6	R1	1 2 1 1
MRW-2	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,2,11
	Н	L	Н	Н	Н	L	V	R1	1 2 1 2
MRR-1	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,12

OLOG С H/N


	Н	L	Н	Н	Н	Н	V	R1	1.0
RFU	L			١	/			R2	1,2
Activate-1	Н	н	L	R12	R13	R14	R15	R1	1 2 2 10
	L	BA0	BA1	BA2	V	R10	R11	R2	1,2,3,10
Activate 2	Н	н	н	R6	R7	R8	R9	R1	1 10
Activate-2	L	R0	R1	R2	R3	R4	R5	R2	1,10

Notes


- 1. All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long.
- 2. "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CS, CK_t, CK_c and CA[5:0] can be floated.
- 3. Bank addresses BA[2:0] determine which bank is to be operated upon.
- 4. AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- 5. Mask Write-1 command supports only BL 16. For Mark Write-1 comamnd, CA5 must be driven LOW on first rising clock cycle (R1).
- 6. AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
- 7. If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
- 8. For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- 9. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- 10. Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- 11. MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
- 12. MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.



2. Package Mechanical



2.1. 200 ball FBGA (10 x 14.5 x 0.8 mm max)





3. Ball Assignment

3.1. 200 balls assignment

SDP

	1	2	3	4	5
Α	DNU	DNU	V _{ss}	V _{DD2}	ZQ0
в	DNU	DQ0_A	V _{DDQ}	DQ7_A	V _{DDQ}
c	V _{ss}	DQ1_A	DMI0_A	DQ6_A	V _{ss}
D	V _{DDQ}	V _{ss}	DQS0_t_A	V _{SS}	V _{DDQ}
E	V _{ss}	DQ2_A	DQS0_c_A	DQ5_A	V _{ss}
F	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V _{DD2}
G	V _{ss}	ODT_CA_A	V _{ss}	V _{DD1}	V _{ss}
н	V _{DD2}	CA0_A	NC	CS0_A	V _{DD2}
J	V _{ss}	CA1_A	V _{ss}	CKE0_A	NC
к	V _{DD2}	V _{ss}	V _{DD2}	V _{ss}	NC

8 9 10 11 12 NC DNU DNU V_{DD2} Vss V_{DDQ} DQ15_A V_{DDQ} DQ8_A DNU V_{SS} DQ14_A DMI1_A DQ9_A V_{SS} V_{DDQ} Vss DQS1_t_A V_{DDQ} Vss DQ13_A DQS1_C_A DQ10_A Vss Vss DQ12_A DQ11_A V_{DD2} V_{DDQ} V_{DD1} NC V_{SS} V_{DD1} Vss V_{SS} CA2_A CA3_A CA4_A V_{DD2} V_{DD2} CK_t_A CK_c_A Vss CA5_A Vss NC Vss V_{DD2} Vss V_{DD2}

NC	V _{ss}	V _{DD2}	V _{ss}	V _{DD2}
CK_t_B	CK_c_B	V _{ss}	CA5_B	V _{ss}
V _{DD2}	CA2_B	CA3_B	CA4_B	V _{DD2}
V _{ss}	V _{DD1}	V _{ss}	RESET_n	V _{ss}
V _{DD2}	DQ12_B	V _{DDQ}	DQ11_B	V _{DD1}
V _{ss}	DQ13_B	DQS1_c_B	DQ10_B	V _{ss}
V _{DDQ}	V _{ss}	DQS1_t_B	V _{ss}	V _{DDQ}
V _{ss}	DQ14_B	DMI1_B	DQ9_B	V _{ss}
V _{DDQ}	DQ15_B	V _{DDQ}	DQ8_B	DNU
V _{ss}	V _{DD2}	V _{ss}	DNU	DNU
8	9	10	11	12

	L	
N	Л	

Ν	V _{DD2}	V _{ss}	V _{DD2}	V _{ss}	NC
Р	V _{ss}	CA1_B	V _{ss}	CKE0_B	NC
R	V _{DD2}	CA0_B	NC	CS0_B	V _{DD2}
т	V _{ss}	ODT_CA_B	V _{ss}	V _{DD1}	V _{ss}
U	V _{DD1}	DQ3_B	V _{DDQ}	DQ4_B	V _{DD2}
v	V _{ss}	DQ2_B	DQS0_c_B	DQ5_B	V _{ss}
w	V _{DDQ}	V _{ss}	DQS0_t_B	V _{ss}	V _{DDQ}
Y	V _{ss}	DQ1_B	DMI0_B	DQ6_B	V _{ss}
AA	DNU	DQ0_B	V _{DDQ}	DQ7_B	V _{DDQ}
AB	DNU	DNU	V _{ss}	V _{DD2}	V _{ss}
	1	2	3	4	5

Kingston[®]

6

7

6

7

	D	DP										
	1	2	3	4	5	6	7	8	9	10	11	
Α	DNU	DNU	V _{ss}	V _{DD2}	ZQ0			ZQ1	V _{DD2}	V _{ss}	DNU	
В	DNU	DQ0_A	V _{DDQ}	DQ7_A	V _{DDQ}			V _{DDQ}	DQ15_A	V _{DDQ}	DQ8_A	
c	V _{ss}	DQ1_A	DMI0_A	DQ6_A	V _{ss}			V _{ss}	DQ14_A	DMI1_A	DQ9_A	
D	V _{DDQ}	V _{ss}	DQS0_t_A	V _{ss}	V _{DDQ}			V _{DDQ}	V _{ss}	DQS1_t_A	V _{ss}	
E	V _{ss}	DQ2_A	DQS0_c_A	DQ5_A	V _{ss}			V _{ss}	DQ13_A	DQS1_c_A	DQ10_A	
F	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V _{DD2}			V _{DD2}	DQ12_A	V _{DDQ}	DQ11_A	
G	V _{ss}	ODT_CA_A	V _{ss}	V _{DD1}	V _{ss}			V _{ss}	V _{DD1}	V _{ss}	NC	
н	V _{DD2}	CA0_A	CS1_A	CS0_A	V _{DD2}			V _{DD2}	CA2_A	CA3_A	CA4_A	
								CV + A	CV c A	V	CA5_A	
 	V _{ss}	CA1_A	V _{ss}	CKE0_A	CKE1_A			CK_t_A	CK_c_A	V _{ss}	CV7_V	
	V _{ss} V _{DD2}	CA1_A V _{SS}	V _{SS} V _{DD2}	CKE0_A	CKE1_A NC				V _{SS}	V _{DD2}	V _{SS}	
ĸ		V _{SS}										
J K L												
J K L	V _{DD2}	V _{SS}	V _{DD2}	V _{SS}	NC			NC	V _{SS}	V _{DD2}	V _{SS}	
N N J	V _{DD2}	V _{SS} V _{SS}	V _{DD2}	V _{SS} V _{SS}	NC			NC NC	V _{SS} V _{SS}	V _{DD2}	V _{SS} V _{SS}	
J K N P	V _{DD2} V _{DD2} V _{SS}	V _{ss} V _{ss} CA1_B	V _{DD2} V _{DD2} V _{SS} CS1_B	V _{ss} V _{ss} CKE0_B	NC NC CKE1_B			NC NC CK_t_B	V _{ss} V _{ss} CK_c_B	V _{DD2} V _{DD2}	V _{ss} V _{ss} CA5_B	
J K M N R	V _{DD2} V _{DD2} V _{SS} V _{DD2}	V _{ss} V _{ss} CA1_B CA0_B	V _{DD2} V _{DD2} V _{SS} CS1_B	V _{ss} V _{ss} CKE0_B CS0_B	NC NC CKE1_B V _{DD2}			NC NC CK_t_B V _{DD2}	V _{ss} V _{ss} CK_c_B CA2_B	V _{DD2} V _{DD2} V _{SS} CA3_B	V _{ss} V _{ss} CA5_B CA4_B	
J K M N P R T	V _{DD2} V _{DD2} V _{SS} V _{DD2}	V _{SS} V _{SS} CA1_B CA0_B ODT_CA_B	V _{DD2} V _{DD2} V _{SS} CS1_B V _{SS}	V _{SS} V _{SS} CKE0_B CS0_B VDD1 DQ4_B	NC NC CKE1_B V _{DD2}			NC NC CK_t_B V _{DD2}	V _{SS} CK_C_B CA2_B VDD1 DQ12_B	V _{DD2} V _{DD2} V _{SS} CA3_B V _{SS}	V _{ss} CA5_B CA4_B RESET_n DQ11_B	
J K M P R T U	V _{DD2} V _{DD2} V _{SS} V _{DD2}	V _{SS} CA1_B CA0_B ODT_CA_B DQ3_B	V _{DD2} V _{DD2} V _{SS} CS1_B V _{SS}	V _{SS} V _{SS} CKE0_B CS0_B VDD1 DQ4_B DQ5_B	NC NC CKE1_B V _{DD2} V _{SS}			NC NC CK_t_B V _{DD2} V _{SS}	V _{SS} CK_C_B CA2_B VDD1 DQ12_B	V _{DD2} V _{DD2} V _{SS} CA3_B V _{SS}	V _{ss} CA5_B CA4_B CA4_B DQ11_B DQ10_B	
J K M P R T U V	V _{DD2} V _{DD2} V _{SS} V _{DD2} V _{SS}	V _{SS} CA1_B CA0_B ODT_CA_B DQ3_B DQ2_B	V _{DD2} V _{DD2} V _{SS} CS1_B V _{SS} V _{DDQ}	V _{SS} V _{SS} CKE0_B CS0_B V _{DD1} DQ4_B DQ5_B	NC NC CKE1_B V _{DD2} V _{SS} V _{DD2}			NC NC CK_t_B V _{DD2} V _{SS} V _{DD2}	V _{SS} V _{SS} CK_C_B CA2_B VDD1 DQ12_B DQ13_B	V _{DD2} V _{DD2} V _{SS} CA3_B V _{SS} V _{DDQ}	V _{ss} V _{ss} CA5_B CA4_B RESET_n DQ11_B DQ10_B	
J K M P R T U V W	V _{DD2} V _{DD2} V _{SS} V _{DD2} V _{SS} V _{DD1}	V _{SS} CA1_B CA0_B ODT_CA_B DQ3_B DQ2_B V _{SS}	V _{DD2} V _{DD2} V _{SS} CS1_B V _{SS} V _{DDQ} DQS0_C_B DQS0_C_B	V _{SS} V _{SS} CKE0_B CS0_B VDD1 DQ4_B DQ5_B V _{SS}	NC NC CKE1_B V _{DD2} V _{SS} V _{DD2} V _{SS} V _{DD2}			NC NC CK_t_B V _{DD2} V _{SS} V _{DD2}	V ₅₅ V ₅₅ CK_C_B CA2_B Q12_B DQ13_B V ₅₅	V _{DD2} V _{DD2} V _{SS} CA3_B V _{SS} V _{DDQ} DQS1_C_B DQS1_t_B	V _{SS} V _{SS} CA5_B CA4_B CA4_B DQ11_B DQ10_B V _{SS}	

NOTE 1 0.8 mm pitch (X-axis), 0.65 mm pitch (Y-axis), 22 rows.

NOTE 2 Top View, A1 in top left corner.

NOTE 3 ODT(ca)_[x] balls are wired to ODT(ca)_[x] pads of Rank 0 DRAM die. ODT(ca)_[x] pads for other ranks (if present) are disabled in the package.

NOTE 4 ZQ2, CKE2_A, CKE2_B, CS2_A, and CS2_B balls are reserved for 3-rank package. For 1-rank and 2-rank package those balls are NC. NOTE 5 Die pad VSS and VSSQ signals are combined to VSS package balls.

NOTE 6 Package requires dual channel die or functional equivalent of single channel die-stack.



NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR MOS DEVICES

Exposing the MOS devices to a strong electric field can cause destruction of the gate oxide and ultimately degrade the MOS devices operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it, when once it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. MOS devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. MOS devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor MOS devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS DEVICES

No connection for CMOS devices input pins can be a cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. The unused pins must be handled in accordance with the related specifications.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Power-on does not necessarily define initial status of MOS devices. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the MOS devices with reset function have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. MOS devices are not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for MOS devices having reset function.



No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Kingston Technology Company, Inc.

Kingston Technology Company, Inc. does not assume any liability for infringement of any intellectual property rights (including but not limited to patents, copyrights, and circuit layout licenses) of Kingston Technology Company, Inc. or third parties by or arising from the use of the products or information listed in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Kingston Technology Company, Inc. or others.

Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of the customer's equipment shall be done under the full responsibility of the customer. Kingston Technology Company, Inc. assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

[Product

applications]

Be aware that this product is for use in typical electronic equipment for general-purpose applications. Kingston Technology Company, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, this product is not intended for use in the product in aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment, medical equipment for life support, or other such application in which especially high quality and reliability is demanded or where its failure or malfunction may directly threaten human life or cause risk of bodily injury. Customers are instructed to contact Kingston Technology Company's sales office before using this product for such applications.

[Product usage]

Design your application so that the product is used within the ranges and conditions guaranteed by Kingston Technology Company, Inc., including the maximum ratings, operating supply voltage range, heat radiation characteristics, installation conditions and other related characteristics. Kingston Technology Company, Inc. bears no responsibility for failure or damage when the product is used beyond the guaranteed ranges and conditions. Even within the guaranteed ranges and conditions, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Kingston Technology Company, Inc. products does not cause bodily injury, fire or other consequential damage due to the operation of the Kingston Technology Company, Inc. product.

[Usage environment]

Usage in environments with special characteristics as listed below was not considered in the design.

Accordingly, our company assumes no responsibility for loss of a customer or a third party when used in environments with the special characteristics listed below.

Example:

- Usage in liquids, including water, oils, chemicals and organic solvents.
 Usage in exposure to direct sunlight or the outdoors, or in dusty places.
- 3) Usage involving exposure to significant amounts of corrosive gas, including sea air, CL2, H2S, NH3, SO2, and NOX.
 4) Usage in environments with static electricity, or strong electromagnetic waves or radiation.
- 5) Usage in places where dew forms.
- 6) Usage in environments with mechanical vibration, impact, or stress.
- 7) Usage near heating elements, igniters, or flammable items.

If you export the products or technology described in this document that are controlled by the Foreign Exchange and Foreign Trade Law of Taiwan, you must follow the necessary procedures in accordance with the relevant laws and regulations of Taiwan. Also, if you export products/technology controlled by U.S. export control regulations, or another country's export control laws or regulations, you must follow the necessary procedures in accordance with such laws or regulations.

If these products/technology are sold, leased, or transferred to a third party, or a third party is granted license to use these products, that third party must be made aware that they are responsible for compliance with the relevant laws and regulations.





Contact Kingston

Findston

For more information, visit us at: <u>https://www.kingston.com/en/solutions/embedded-and-industrial</u>

For direct support, please contact us at: <u>https://www.kingston.com/en/form/embedded</u>

For quick questions, please email us at: emmc@kingston.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Kingston manufacturer:

Other Similar products are found below :

M366S0924FTS-C7A00 MT52L256M32D1PF-107 WT:B HM514100AZ-80 IS42VM16400M-75BLI K4S560432C-TC75 ATCA-7360-MEM-4G MN41C4256A-07 DEMT46H128M16LFCK6ITA S27KL0641DABHB020 AS4C64M16D1A-6TCN AS4C256M8D2-25BIN MT52L256M32D1PF-107 WT:B TR S27KS0641DPBHV020 AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN IS43LR16800G-6BL W97AH6KBVX2I MT44K16M36RB-125E:A TR IS45S32800J-7TLA2 MT42L32M32D1HE-18 IT:D IS66WVH32M8DALL-166B1LI SQR-SD418G2K6SNBCB S27KL0642DPBHI023 S27KL0642DPBHI020 S70KS1282GABHB020 S70KL1282DPBHI020 SQR-SD4N8G3K2SNBCB IS66WVO32M8DALL-200BLI-TR IS66WVO32M8DBLL-133BLI-TR IS46TR16K01S2AL-125KBLA2 IS46QR16512A-083TBLA2 MT48LC64M8A2P-75:C TR AS4C4M32SA-6TINTR MT40A2G8JC-062E IT:E MT53E1G32D2FW-046 AAT:B TR MT42L64M32D2HE-18 IT:D MT53E512M64D2RR-046 WT:B MT40A1G16KD-062E IT:E IS66WVH16M8DBLL-100B1LI IS66WVH16M8DALL-166B1LI S70KL1282GABHV020 MT53E1G32D2FW-046 IT:B MT40A1G16TB-062E IT:F NT5CB256M16ER-FL NT5CB128M16IP-EK NT5CC512M8EN-EK K4F8E304HB-MGCJ K4B2G1646F-BCMA K4RAH165VB-BCQK K4B4G1646E-BMMA