Product Description

The KXTIA is a tri-axis +/-2g, +/-4g or +/-8g silicon micromachined accelerometer with integrated orientation, tap/double tap, and activity detecting algorithms. The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. Acceleration sensing is based on the principle of a differential capacitance arising from acceleration-induced motion of the sense element, which further utilizes common mode cancellation to decrease errors from process variation, temperature, and environmental stress. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device using a glass frit. A separate ASIC device packaged with the sense element provides signal conditioning, and intelligent user-programmable application algorithms. The accelerometer is delivered in a 3 x 3 x 0.9 mm LGA plastic package operating from a 1.8 – 3.6V DC supply. Voltage regulators are used to maintain constant internal operating voltages over the range of input supply voltages. This results in stable operating characteristics over the range of input supply voltages and virtually undetectable ratiometric error. The SPI digital protocol is used to communicate with the chip to configure and check for updates to the orientation, Directional Tap^{TM} detection and activity monitoring algorithms.

Functional Diagram

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 2 of 63

± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

Product Specifications

Table 1. Mechanical

(specifications are for operation at 2.6V and T = 25C unless stated otherwise)

Parameters		Units	Min	Typical	Max
Operating Temperature Range		ºC	-40	-	85
Zero-g Offset		mg	-	±25	±125
Zero-g Offset Variation from RT over Temp.		mg/ºC		0.7 (xy) 0.4 (z)	
Sensitivity (12-bit)[1]	GSEL1=0, GSEL0=0 (± 2g)	counts/g	988	1024	1060
	GSEL1=0, GSEL0=1 (± 4g)		494	512	530
	GSEL1=1, GSEL0=0 (± 8g)		247	256	265
Sensitivity (8-bit)[1]	GSEL1=0, GSEL0=0 (± 2g)	counts/g	61	64	67
	GSEL1=0, GSEL0=1 (± 4g)		30	32	34
	GSEL1=1, GSEL0=0 (± 8g)		15	16	17
Sensitivity Variation from RT over Temp.		%/ºC		0.01 (xy) 0.03 (z)	
Self Test Output change on Activation		g		0.7 (xy) 0.5 (z)	
Mechanical Resonance (-3dB)[2]		Hz		3500 (xy) 1800 (z)	
Non-Linearity		% of FS		0.6	
Cross Axis Sensitivity		%		2	

Notes:
1. Resolution and acceleration ranges are user selectable via SPI.
2. Resonance as defined by the dampened mechanical sensor.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 3 of 63

Table 2. Electrical

(specifications are for operation at 2.6V and T = 25C unless stated otherwise)

Parameters		Units	Min	Typical	Max
Supply Voltage (V_{dd})	Operating	V	1.71	2.6	3.6
I/O Pads Supply Voltage (V_{IO})		V	1.7		V_{dd}
Current Consumption	All On (RES = 1)	μA		325	
	Directional Tap™ (RES = 0, ODR = 400Hz)			165	
	Low Power (RES = 0, ODR ≤ 25Hz)			100	
	Standby			10	
Output Low Voltage		V	-	-	0.2 * V_{io}
Output High Voltage		V	0.8 * V_{io}	-	-
Input Low Voltage		V	-	-	0.2 * V_{io}
Input High Voltage		V	0.8 * V_{io}	-	-
Input Pull-down Current		μA		0	
Start Up Time[1]	RES = 0	ms		0.050	
	RES = 1, ODR = 12.5Hz			81	
	RES = 1, ODR = 25 Hz			41	
	RES = 1, ODR = 50Hz			21	
	RES = 1, ODR = 100Hz			11	
	RES = 1, ODR = 200Hz			6	
	RES = 1, ODR = 400Hz			4	
	RES = 1, ODR = 800Hz			2.5	
Power Up Time[2]		ms		10	
SPI Communication Rate		MHz			20
Output Data Rate (ODR)[3]		Hz	12.5	50	800
Bandwidth (-3dB)[4]	RES = 0	KHz		1.59	
	RES = 1	Hz		ODR/2	

Notes:
1. Start up time is from PC1 set to valid outputs.
2. Power up time is from Vdd valid to device boot completion.
3. User selectable through SPI.
4. User selectable and dependant on ODR and RES.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 4 of 63

Table 3. Environmental

Parameters		Units	Min	Typical	Max
Supply Voltage (V$_{dd}$)	Absolute Limits	V	-0.5	-	3.63
Operating Temperature Range		ºC	-40	-	85
Storage Temperature Range		ºC	-55	-	150
Mech. Shock (powered and unpowered)		g	-	-	5000 for 0.5ms 10000 for 0.2ms
ESD	HBM	V	-	-	2000

Caution: ESD Sensitive and Mechanical Shock Sensitive Component, improper handling can cause permanent damage to the device.

This product conforms to Directive 2002/95/EC of the European Parliament and of the Council of the European Union (RoHS). Specifically, this product does not contain lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB), or polybrominated diphenyl ethers (PBDE) above the maximum concentration values (MCV) by weight in any of its homogenous materials. Homogenous materials are "of uniform composition throughout."

HF This product is halogen-free per IEC 61249-2-21. Specifically, the materials used in this product contain a maximum total halogen content of 1500 ppm with less than 900-ppm bromine and less than 900-ppm chlorine.

Soldering

Soldering recommendations are available upon request or from www.kionix.com.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 5 of 63

Application Schematic

Table 4. KXTIA Pin Descriptions

Pin	Name	Description
1	IO Vdd	The power supply input for the digital communication bus
2	DNC	Reserved – Do Not Connect
3	DNC	Reserved – Do Not Connect
4	GND	Ground
5	Vdd	The power supply input. Decouple this pin to ground with a 0.1uF ceramic capacitor.
6	nCS	SPI Enable
7	INT	Interrupt
8	SDO	SPI Serial Data Output
9	SCLK	SPI Serial Clock
10	SDI	SPI Serial Data Input

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 6 of 63

Test Specifications

! *Special Characteristics:*

These characteristics have been identified as being critical to the customer. Every part is tested to verify its conformance to specification prior to shipment.

Table 5. Test Specifications

Parameter	Specification	Test Conditions
Zero-g Offset @ RT	0 +/- 128 counts	25C, Vdd = 2.6 V
Sensitivity @ RT	1024 +/- 35.8 counts/g	25C, Vdd = 2.6 V

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 7 of 63

Package Dimensions and Orientation

3 x 3 x 0.9 mm LGA

TOP VIEW

BOTTOM VIEW

SIDE VIEW

All dimensions and tolerances conform to ASME Y14.5M-1994

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 8 of 63

	± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications	**PART NUMBER:** **KXTIA-1006** **Rev. 4** **Dec-2012**

Orientation

When device is accelerated in +X, +Y or +Z direction, the corresponding output will increase.

Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):
GSEL1=0, GSEL0=0 (± 2g)

Position	1		2		3		4		5		6	
Diagram									Top Bottom		Bottom Top	
Resolution (bits)	12	8	12	8	12	8	12	8	12	8	12	8
X (counts)	0	0	1024	64	0	0	-1024	-64	0	0	0	0
Y (counts)	1024	64	0	0	-1024	-64	0	0	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	1024	64	-1024	-64
X-Polarity	0		+		0		-		0		0	
Y-Polarity	+		0		-		0		0		0	
Z-Polarity	0		0		0		0		+		-	

(1g)

Earth's Surface

Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):

GSEL1=0, GSEL0=1 (± 4g)

Position	1		2		3		4		5		6	
Diagram									Top Bottom		Bottom Top	
Resolution (bits)	12	8	12	8	12	8	12	8	12	8	12	8
X (counts)	0	0	512	32	0	0	-512	-32	0	0	0	0
Y (counts)	512	32	0	0	-512	-32	0	0	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	512	32	-512	-32
X-Polarity	0		+		0		-		0		0	
Y-Polarity	+		0		-		0		0		0	
Z-Polarity	0		0		0		0		+		-	

(1g)

Earth's Surface

Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):

GSEL1=1, GSEL0=0 (± 8g)

Position	1		2		3		4		5		6	
Diagram									Top Bottom		Bottom Top	
Resolution (bits)	12	8	12	8	12	8	12	8	12	8	12	8
X (counts)	0	0	256	16	0	0	-256	-16	0	0	0	0
Y (counts)	256	16	0	0	-256	-16	0	0	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	256	16	-256	-16
X-Polarity	0		+		0		-		0		0	
Y-Polarity	+		0		-		0		0		0	
Z-Polarity	0		0		0		0		+		-	

(1g)

Earth's Surface

KXTIA Digital Interface

The Kionix KXTIA digital accelerometer has the ability to communicate on the SPI digital serial interface bus. This flexibility allows for easy system integration by eliminating analog-to-digital converter requirements and by providing direct communication with system micro-controllers.

The serial interface terms and descriptions as indicated in Table 6 below will be observed throughout this document.

Term	Description
Transmitter	The device that transmits data to the bus.
Receiver	The device that receives data from the bus.
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer.
Slave	The device addressed by the Master.

Table 6. Serial Interface Terminologies

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 12 of 63

4-Wire SPI Communications

KXTIA 4-Wire SPI Timing Diagram

Table 7. 4-Wire SPI Timing

Number	Description	MIN	MAX	Units
t_1	CLK pulse width: high	24		ns
t_2	CLK pulse width: low	26		ns
t_3	nCS low to first CLK rising edge	13		ns
t_4	nCS low after the final CLK rising edge	20		ns
t_5	SDI valid to CLK rising edge	13		ns
t_6	CLK rising edge to SDI invalid	11		ns
t_7	CLK falling edge to SDO valid		t_2	ns
t_8	CLK falling edge to SDO valid bit<7>	19	25	ns
t_9	CLK rising edge to SDO valid bit<6:0>	19	23	ns
t_{10}	CLK rising edge to SDO invalid	15		ns

Notes
1. t_7 is only present during reads.
2. Timings are for Vdd of 1.8V to 3.6V with 1KΩ pull-up resistor and maximum 20pF load capacitor on SDO.
3. Falling Edge timing of Bit 7 applies only to first byte in auto-increment read and not subsequent bytes. For Bit 7 Max is t2/2.

KXTIA 3-Wire SPI Timing Diagram

Table 8. 3-Wire SPI Timing

Number	Description	MIN	MAX	Units
t_1	CLK pulse width: high	15	-	ns
t_2	CLK pulse width: low	15	-	ns
t_3	nCS low to first CLK rising edge	8	-	ns
t_4	nCS low after the final CLK falling edge	12	-	ns
t_5	SDI valid to CLK rising edge	8	-	ns
t_6	CLK rising edge to SDI input invalid	14	-	ns
t_7	CLK extra clock cycle rising edge to SDI output becomes valid	15	-	ns
t_8	CLK rising edge to SDI output becomes valid	-	18	ns

Notes
1. t_7 and t_8 are only present during reads.
2. Timings are for Vdd of 1.8V to 3.6V with 1KΩ pull-up resistor and maximum 20pF load capacitor on SDI.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 14 of 63

4-Wire SPI Interface

The KXTIA also utilizes an integrated 4-Wire Serial Peripheral Interface (SPI) for digital communication. The SPI interface is primarily used for synchronous serial communication between one Master device and one or more Slave devices. The Master, typically a micro controller, provides the SPI clock signal (SCLK) and determines the state of Chip Select (nCS). The KXTIA always operates as a Slave device during standard Master-Slave SPI operation.

4-wire SPI is a synchronous serial interface that uses two control and two data lines. With respect to the Master, the Serial Clock output (SCLK), the Data Output (SDI or MOSI) and the Data Input (SDO or MISO) are shared among the Slave devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes low at the start of transmission and goes back high at the end. The Slave Data Output (SDO) line, remains in a high-impedance (hi-z) state when the device is not selected, so it does not interfere with any active devices. This allows multiple Slave devices to share a master SPI port as shown in Figure 2 below.

Figure 2 KXTIA 4-wire SPI Connections

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 15 of 63

Read and Write Registers

The registers embedded in the KXTIA have 8-bit addresses. Upon power up, the Master must write to the accelerometer's control registers to set its operational mode. On the falling edge of nCS, a 2-byte command is written to the appropriate control register. The first byte initiates the write to the appropriate register, and is followed by the user-defined, data byte. The MSB (Most Significant Bit) of the register address byte will indicate "0" when writing to the register and "1" when reading from the register. This operation occurs over 16 clock cycles. All commands are sent MSB first, and the host must return nCS high for at least one clock cycle before the next data request. Figure 3 below shows the timing diagram for carrying out an 8-bit register write operation.

Figure 3 Timing Diagram for 8-Bit Register Write Operation

In order to read an 8-bit register, an 8-bit register address must be written to the accelerometer to initiate the read. The MSB of this register address byte will indicate "0" when writing to the register and "1" when reading from the register. Upon receiving the address, the accelerometer returns the 8-bit data stored in the addressed register. This operation also occurs over 16 clock cycles. All returned data is sent MSB first, and the host must return nCS high for at least one clock cycle before the next data request. Figure 4 shows the timing diagram for an 8-bit register read operation.

Figure 4 Timing Diagram for 8-Bit Register Read Operation

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 16 of 63

3-Wire SPI Interface

The KXTIA also utilizes an integrated 3-Wire Serial Peripheral Interface (SPI) for digital communication. 3-wire SPI is a synchronous serial interface that uses two control lines and one data line. With respect to the Master, the Serial Clock output (SCLK), the Data Output/Input (SDI) are shared among the Slave devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes low at the start of transmission and goes back high at the end. This allows multiple Slave devices to share a master SPI port as shown in Figure 6 below.

Figure 5 KXTIA 3-wire SPI Connections

Read and Write Registers

The registers embedded in the KXTIA have 8-bit addresses. Upon power up, the Master must write to the accelerometer's control registers to set its operational mode. On the falling edge of nCS, a 2-byte command is written to the appropriate control register. The first byte initiates the write to the appropriate register, and is followed by the user-defined, data byte. The MSB (Most Significant Bit) of the register address byte will indicate "0" when writing to the register and "1" when reading from the register. A read operation occurs over 17 clock cycles and a write operation occurs over 16 clock cycles. All commands are sent MSB first, and the host must return nCS high for at least one clock cycle before the next address transmission. Figure 6 below shows the timing diagram for carrying out an 8-bit register write operation.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 17 of 63

± 2g / 4g / 8g Tri-axis Digital
Accelerometer Specifications

Figure 6 Timing Diagram for 8-Bit Register Write Operation

In order to read an 8-bit register, an 8-bit register address must be written to the accelerometer to initiate the read. The MSB of this register address byte will indicate "0" when writing to the register and "1" when reading from the register. Upon receiving the address, the accelerometer returns the 8-bit data stored in the addressed register. For 3-wire read operations, one extra clock cycle between the address byte and the data output byte is required. Therefore, this operation occurs over 17 clock cycles.   All returned data is sent MSB first, and the host must return nCS high for at least one clock cycle before the next data request. Figure 7 shows the timing diagram for an 8-bit register read operation.

Figure 7 Timing Diagram for 8-Bit Register Read Operation

KXTIA Embedded Registers

The KXTIA has 44 embedded 8-bit registers that are accessible by the user. This section contains the addresses for all embedded registers and also describes bit functions of each register. Table 9 below provides a listing of the accessible 8-bit registers and their addresses.

| Register Name	Type Read/Write	SPI Write Address Hex	Binary	SPI Read Address Hex	Binary
XOUT_HPF_L	R	0x00	0000 0000	0x80	1000 0000
XOUT_HPF_H	R	0x01	0000 0001	0x81	1000 0001
YOUT_HPF_L	R	0x02	0000 0010	0x82	1000 0010
YOUT_HPF_H	R	0x03	0000 0011	0x83	1000 0011
ZOUT_HPF_L	R	0x04	0000 0100	0x84	1000 0100
ZOUT_HPF_H	R	0x05	0000 0101	0x85	1000 0101
XOUT_L	R	0x06	0000 0110	0x86	1000 0110
XOUT_H	R	0x07	0000 0111	0x87	1000 0111
YOUT_L	R	0x08	0000 1000	0x88	1000 1000
YOUT_H	R	0x09	0000 1001	0x89	1000 1001
ZOUT_L	R	0x0A	0000 1010	0x8A	1000 1010
ZOUT_H	R	0x0B	0000 1011	0x8B	1000 1011
DCST_RESP	R	0x0C	0000 1100	0x8C	1000 1100
Not Used	-	0x0D	0000 1101	0x8D	1000 1101
Not Used	-	0x0E	0000 1110	0x8E	1000 1110
WHO_AM_I	R	0x0F	0000 1111	0x8F	1000 1111
TILT_POS_CUR	R	0x10	0001 0000	0x90	1001 0000
TILT_POS_PRE	R	0x11	0001 0001	0x91	1001 0001
Kionix Reserved	-	0x12	0001 0010	0x92	1001 0010
Kionix Reserved	-	0x13	0001 0011	0x93	1001 0011
Kionix Reserved	-	0x14	0001 0100	0x94	1001 0100
INT_SRC_REG1	R	0x15	0001 0101	0x95	1001 0101
INT_SRC_REG2	R	0x16	0001 0110	0x96	1001 0110
Not Used	-	0x17	0001 0111	0x97	1001 0111
STATUS_REG	R	0x18	0001 1000	0x98	1001 1000
Not Used	-	0x19	0001 1001	0x99	1001 1001
INT_REL	R	0x1A	0001 1010	0x9A	1001 1010
CTRL_REG1*	R/W	0x1B	0001 1011	0x9B	1001 1011
CTRL_REG2*	R/W	0x1C	0001 1100	0x9C	1001 1100

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 19 of 63

PART NUMBER:

**KXTIA-1006
Rev. 4
Dec-2012**

± 2g / 4g / 8g Tri-axis Digital
Accelerometer Specifications

CTRL_REG3*	R/W	0x1D	0001 1101	0x9D	1001 1101
INT_CTRL_REG1*	R/W	0x1E	0001 1110	0x9E	1001 1110
INT_CTRL_REG2*	R/W	0x1F	0001 1111	0x9F	1001 1111
INT_CTRL_REG3*	R/W	0x20	0010 0000	0xA0	1010 0000
DATA_CTRL_REG*	R/W	0x21	0010 0001	0xA1	1010 0001
Not Used	-	0x22 – 0x27	-	0xA2 – 0xA7	-
TILT_TIMER*	R/W	0x28	0010 1000	0xA8	1010 1000
WUF_TIMER*	R/W	0x29	0010 1001	0xA9	1010 1001
Not Used	-	0x2A	0010 1010	0xAA	1010 1010
TDT_TIMER*	R/W	0x2B	0010 1011	0xAB	1010 1011
TDT_H_THRESH*	R/W	0x2C	0010 1100	0xAC	1010 1100
TDT_L_THRESH*	R/W	0x2D	0010 1101	0xAD	1010 1101
TDT_TAP_TIMER*	R/W	0x2E	0010 1110	0xAE	1010 1110
TDT_TOTAL_TIMER*	R/W	0x2F	0010 1111	0xAF	1010 1111
TDT_LATENCY_TIMER*	R/W	0x30	0011 0000	0xB0	1011 0000
TDT_WINDOW_TIMER*	R/W	0x31	0011 0001	0xB1	1011 0001
BUF_CTRL1*	R/W	0x32	0011 0010	0xB2	1011 0010
BUF_CTRL2*	R/W	0x33	0011 0011	0xB3	1011 0011
BUF_STATUS_REG1	R	0x34	0011 0100	0xB4	1011 0100
BUF_STATUS_REG2	R	0x35	0011 0101	0xB5	1011 0101
BUF_CLEAR	W	0x36	0011 0110	0xB6	1011 0110
Reserved	-	0x37 – 0x39	-	0xB7 - 0xB9	-
SELF_TEST	R/W	0x3A	0011 1010	0xBA	1011 1010
Reserved	-	0x3B – 0x59	-	0xBB – 0xD9	-
WUF_THRESH*	R/W	0x5A	0101 1010	0xDA	1101 1010
Reserved	-	0x5B	0101 1011	0xDB	1101 1011
TILT_ANGLE*	R/W	0x5C	0101 1100	0xDC	1101 1100
Reserved	-	0x5D – 0x5E	-	0xDD – 0xDE	-
HYST_SET*	R/W	0x6F	0110 1111	0xEF	1110 1111
BUF_READ	R	0x7F	0111 1111	0xFF	1111 1111

* Note: When changing the contents of these registers, the PC1 bit in CTRL_REG1 must first
be set to "0".

Table 9. KXTIA Register Map

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 20 of 63

KXTIA Register Descriptions

Accelerometer Outputs

These registers contain up to 12-bits of valid acceleration data for each axis depending on the setting of the RES bit in CTRL_REG1, where the acceleration outputs are represented in 12-bit valid data when RES = '1' and 8-bit valid data when RES = '0'. The data is updated every user-defined ODR period, is protected from overwrite during each read, and can be converted from digital counts to acceleration (g) per Figure 1 below. The register acceleration output binary data is represented in N-bit 2's complement format. For example, if N = 12 bits, then the Counts range is from -2048 to 2047, and if N = 8 bits, then the Counts range is from -128 to 127.

12-bit Register Data (2's complement)	Equivalent Counts in decimal	Range = +/-2g	Range = +/-4g	Range = +/-8g
0111 1111 1111	2047	+1.999g	+3.998g	+7.996g
0111 1111 1110	2046	+1.998g	+3.996g	+7.992g
…	…	…	…	…
0000 0000 0001	1	+0.001g	+0.002g	+0.004g
0000 0000 0000	0	0.000g	0.000g	0.000g
1111 1111 1111	-1	-0.001g	-0.002g	-0.004g
…	…	…	…	…
1000 0000 0001	-2047	-1.999g	-3.998g	-7.996g
1000 0000 0000	-2048	-2.000g	-4.000g	-8.000g

8-bit Register Data (2's complement)	Equivalent Counts in decimal	Range = +/-2g	Range = +/-4g	Range = +/-8g
0111 1111	127	+1.984g	+3.968g	+7.936g
0111 1110	126	+1.968g	+3.936g	+7.872g
…	…	…	…	…
0000 0001	1	+0.016g	+0.032g	+0.064g
0000 0000	0	0.000g	0.000g	0.000g
1111 1111	-1	-0.016g	-0.032g	-0.064g
…	…	…	…	…
1000 0001	-127	-1.984g	-3.968g	-7.936g
1000 0000	-128	-2.000g	-4.000g	-8.000g

Figure 1. Acceleration (g) Calculation

Note: *The High Pass Filter outputs are only available if the Wake Up Function is enabled.*

XOUT_HPF_L
X-axis high-pass filtered accelerometer output least significant byte

R	R	R	R	R	R	R	R
XOUTD3	XOUTD2	XOUTD1	XOUTD0	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x00h		
					SPI Read Address: 0x80h		

XOUT_HPF_H
X-axis high-pass filtered accelerometer output most significant byte

R	R	R	R	R	R	R	R
XOUTD11	XOUTD10	XOUTD9	XOUTD8	XOUTD7	XOUTD6	XOUTD5	XOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x01h		
					SPI Read Address: 0x81h		

YOUT_HPF_L
Y-axis high-pass filtered accelerometer output least significant byte

R	R	R	R	R	R	R	R
YOUTD3	YOUTD2	YOUTD1	YOUTD0	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x02h		
					SPI Read Address: 0x82h		

YOUT_HPF_H
Y-axis high-pass filtered accelerometer output most significant byte

R	R	R	R	R	R	R	R
YOUTD11	YOUTD10	YOUTD9	YOUTD8	YOUTD7	YOUTD6	YOUTD5	YOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x03h		
					SPI Read Address: 0x83h		

ZOUT_HPF_L

Z-axis high-pass filtered accelerometer output least significant byte

R	R	R	R	R	R	R	R
ZOUTD3	ZOUTD2	ZOUTD1	ZOUTD0	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x04h
SPI Read Address: 0x84h

ZOUT_HPF_H

Z-axis high-pass filtered accelerometer output most significant byte

R	R	R	R	R	R	R	R
ZOUTD11	ZOUTD10	ZOUTD9	ZOUTD8	ZOUTD7	ZOUTD6	ZOUTD5	ZOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x05h
SPI Read Address: 0x85h

XOUT_L

X-axis accelerometer output least significant byte

R	R	R	R	R	R	R	R
XOUTD3	XOUTD2	XOUTD1	XOUTD0	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x06h
SPI Read Address: 0x86h

XOUT_H

X-axis accelerometer output most significant byte

R	R	R	R	R	R	R	R
XOUTD11	XOUTD10	XOUTD9	XOUTD8	XOUTD7	XOUTD6	XOUTD5	XOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x07h
SPI Read Address: 0x87h

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 23 of 63

YOUT_L
Y-axis accelerometer output least significant byte

R	R	R	R	R	R	R	R
YOUTD3	YOUTD2	YOUTD1	YOUTD0	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x08h		
					SPI Read Address: 0x88h		

YOUT_H
Y-axis accelerometer output most significant byte

R	R	R	R	R	R	R	R
YOUTD11	YOUTD10	YOUTD9	YOUTD8	YOUTD7	YOUTD6	YOUTD5	YOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x09h		
					SPI Read Address: 0x89h		

ZOUT_L
Z-axis accelerometer output least significant byte

R	R	R	R	R	R	R	R
ZOUTD3	ZOUTD2	ZOUTD1	ZOUTD0	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x0Ah		
					SPI Read Address: 0x8Ah		

ZOUT_H
Z-axis accelerometer output most significant byte

R	R	R	R	R	R	R	R
ZOUTD11	ZOUTD10	ZOUTD9	ZOUTD8	ZOUTD7	ZOUTD6	ZOUTD5	ZOUTD4
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x0Bh		
					SPI Read Address: 0x8Bh		

DCST_RESP

This register can be used to verify proper integrated circuit functionality. It always has a byte value of 0x55h unless the DCST bit in CTRL_REG3 is set. At that point this value is set to 0xAAh. The byte value is returned to 0x55h after reading this register.

R	R	R	R	R	R	R	R	
DCSTR7	DCSTR6	DCSTR5	DCSTR4	DCSTR3	DCSTR2	DCSTR1	DCSTR0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01010101
					SPI Write Address: 0x0Ch			
					SPI Read Address: 0x8Ch			

WHO_AM_I

This register can be used for supplier recognition, as it can be factory written to a known byte value. The default value is 0x06h.

R	R	R	R	R	R	R	R	
WIA7	WIA6	WIA5	WIA4	WIA3	WIA2	WIA1	WIA0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000110
					SPI Write Address: 0x0Fh			
					SPI Read Address: 0x8Fh			

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 25 of 63

Tilt Position Registers

These two registers report previous and current tilt position data that is updated at the user-defined ODR frequency and is protected during register read. Table 10 describes the reported position for each bit value.

TILT_POS_CUR

Current tilt position register

R	R	R	R	R	R	R	R	
0	0	LE	RI	DO	UP	FD	FU	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00100000
					SPI Write Address: 0x10h			
					SPI Read Address: 0x90h			

TILT_POS_PRE

Previous tilt position register

R	R	R	R	R	R	R	R	
0	0	LE	RI	DO	UP	FD	FU	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00100000
					SPI Write Address: 0x11h			
					SPI Read Address: 0x91h			

Bit	Description
LE	Left State (X-)
RI	Right State (X+)
DO	Down State (Y-)
UP	Up State (Y+)
FD	Face-Down State (Z-)
FU	Face-Up State (Z+)

Table 10. KXTIA Tilt Position

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 26 of 63

Interrupt Source Registers

These two registers report function state changes. This data is updated when a new state change or event occurs and each application's result is latched until the interrupt release register is read. The motion interrupt bit WUFS can be configured to report data in an unlatched manner via the interrupt control registers.

INT_SRC_REG1

This register reports which axis and direction detected a single or double tap event, per Table 11.

R	R	R	R	R	R	R	R
0	0	TLE	TRI	TDO	TUP	TFD	TFU
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x15h
SPI Read Address: 0x95h

Bit	Description
TLE	X Negative (X-) Reported
TRI	X Positive (X+) Reported
TDO	Y Negative (Y-) Reported
TUP	Y Positive (Y+) Reported
TFD	Z Negative (Z-) Reported
TFU	Z Positive (Z+) Reported

Table 11. KXTIA Directional Tap^{TM} Reporting

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 27 of 63

INT_SRC_REG2

This register reports which function caused an interrupt. Reading from the interrupt release register will clear the entire contents of this register.

R	R	R	R	R	R	R	R
0	0	WMI	DRDY	TDTS1	TDTS0	WUFS	TPS
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x16h
SPI Read Address: 0x96h

DRDY indicates that new acceleration data is available. This bit is cleared when acceleration data is read or the interrupt release register is read.
 DRDY = 0 – new acceleration data not available
DRDY = 1 – new acceleration data available

TDTS1, TDTS0 indicates whether a single or double-tap event was detected per Table 12.

TDTS1	TDTS0	Event
0	0	No Tap
0	1	Single Tap
1	0	Double Tap
1	1	DNE

Table 12. Directional Tap[TM] Event Description

WUFS - Wake up, This bit is cleared when acceleration data is read or the interrupt release register is read.
0 = No motion
1 = Motion has activated the interrupt

TPS reflects the status of the tilt position function.
TPS = 0 – tilt position state has not changed
TPS = 1 – tilt position state has changed

WMI indicates that the buffer's sample threshold has been reached when in FIFO, FILO, or Stream mode. Not used in Trigger mode.
WMI = 0 – sample threshold has not been reached
WMI = 1 – sample threshold has been reached

± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

STATUS_REG

This register reports the status of the interrupt.

R	R	R	R	R	R	R	R
0	0	0	INT	0	0	0	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x18h
SPI Read Address: 0x98h

INT reports the combined interrupt information of all enabled functions. This bit is released to 0 when the interrupt source latch register (1Ah) is read.
INT = 0 – no interrupt event
INT = 1 – interrupt event has occurred

INT_REL

Latched interrupt source information (INT_SRC_REG1 and INT_SRC_REG2), the status register, and the physical interrupt pin (7) are cleared when reading this register.

R	R	R	R	R	R	R	R
X	X	X	X	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0

SPI Write Address: 0x1Ah
SPI Read Address: 0x9Ah

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 29 of 63

CTRL_REG1

Read/write control register that controls the main feature set.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
PC1	RES	DRDYE	GSEL1	GSEL0	TDTE	WUFE	TPE	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

SPI Write Address: 0x1Bh
SPI Read Address: 0x9Bh

PC1 *controls the operating mode of the KXTIA.*
    PC1 = 0 - stand-by mode
    PC1 = 1 – operating mode

RES *determines the performance mode of the KXTIA. Note that to change the value of this bit, the PC1 bit must first be set to "0".*
    RES = 0 – low current, 8-bit valid
    RES = 1- high current, 12-bit valid

DRDYE *enables the reporting of the availability of new acceleration data as an interrupt. Note that to change the value of this bit, the PC1 bit must first be set to "0".*

    DRDYE = 0 - new acceleration data not available
    DRDYE = 1- new acceleration data available

GSEL1, GSEL0 *selects the acceleration range of the accelerometer outputs per Table 13. Note that to change the value of this bit, the PC1 bit must first be set to "0".*

GSEL1	GSEL0	Range
0	0	+/-2g
0	1	+/-4g
1	0	+/-8g
1	1	NA

Table 13. Selected Acceleration Range

TDTE enables the Directional Tap^{TM} function that will detect single and double tap events. Note that to change the value of this bit, the PC1 bit must first be set to "0".

> *TDTE = 0 – disable*
> *TDTE = 1- enable*

WUFE enables the Wake Up (motion detect) function that will detect a general motion event. Note that to change the value of this bit, the PC1 bit must first be set to "0".

> *WUFE = 0 – disable*
> *WUFE = 1- enable*

TPE enables the Tilt Position function that will detect changes in device orientation. Note that to change the value of this bit, the PC1 bit must first be set to "0".

> *TPE = 0 – disable*
> *TPE = 1- enable*

CTRL_REG2

Read/write control register that primarily controls tilt position state enabling. Per Table 14, if a state's bit is set to one (1), a transition into the corresponding orientation state will generate an interrupt. If it is set to zero (0), a transition into the corresponding orientation state will not generate an interrupt. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
OTDTH	0	LEM	RIM	DOM	UPM	FDM	FUM	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00111111
					SPI Write Address: 0x1Ch			
					SPI Read Address: 0x9Ch			

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 31 of 63

OTDTH determines the range of the Directional Tap^{TM} Output Data Rate (ODR). See Table 16 for additional clarification.

OTDTH = 0 – slower range of Directional Tap^{TM} ODR's are available.

SRST = 1 – faster range of Directional Tap^{TM} ODR's are available.

Bit	Description
LEM	Left State
RIM	Right State
DOM	Down State
UPM	Up State
FDM	Face-Down State
FUM	Face-Up State

Table 14. Tilt Position State Enabling

CTRL_REG3

Read/write control register that provides more feature set control. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
SRST	OTPA	OTPB	DCST	OTDTA	OTDTB	OWUFA	OWUFB	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01001101
					SPI Write Address: 0x1Dh			
					SPI Read Address: 0x9Dh			

SRST initiates software reset, which performs the RAM reboot routine. This bit will remain 1 until the RAM reboot routine is finished.

SRST = 0 – no action

SRST = 1 – start RAM reboot routine

OTPA, OTPB sets the output data rate for the Tilt Position function per Table 15. The default Tilt Position ODR is 12.5Hz.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 32 of 63

OTPA	OTPB	Output Data Rate
0	0	1.6Hz
0	1	6.3Hz
1	0	12.5Hz
1	1	50Hz

Table 15. Tilt Position Function Output Data Rate

DCST *initiates the digital communication self-test function.*
> *DCST = 0 – no action*
> *DCST = 1 – sets ST_RESP register to 0xAAh and when ST_RESP is read, sets this bit to 0 and sets ST_RESP to 0x55h*

OTDTA, OTDTB *sets the output data rate for the Directional Tap^{TM} function per Table 16. The default Directional Tap^{TM} ODR is 400Hz.*

OTDTH	OTDTA	OTDTB	Output Data Rate
0	0	0	50Hz
0	0	1	100Hz
0	1	0	200Hz
0	1	1	400Hz
1	0	0	12.5Hz
1	0	1	25Hz
1	1	0	800Hz
1	1	1	1600Hz

Table 16. Directional Tap^{TM} Function Output Data Rate

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 33 of 63

OWUFA, OWUFB sets the output data rate for the general motion detection function and the high-pass filtered outputs per Table 17. The default Motion Wake Up ODR is 50Hz.

OWUFA	OWUFB	Output Data Rate
0	0	25Hz
0	1	50Hz
1	0	100Hz
1	1	200Hz

Table 17. Motion Wake Up Function Output Data Rate

INT_CTRL_REG1

This register controls the settings for the physical interrupt pin (7). Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	IEN	IEA	IEL	IEU	0	SPI3E	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00010000
					SPI Write Address: 0x1Eh			
					SPI Read Address: 0x9Eh			

IEN enables/disables the physical interrupt pin (7)
   IEN = 0 – physical interrupt pin (7) is disabled
   IEN = 1 – physical interrupt pin (7) is enabled

IEA sets the polarity of the physical interrupt pin (7)
   IEA = 0 – polarity of the physical interrupt pin (7) is active low
   IEA = 1 – polarity of the physical interrupt pin (7) is active high

IEL sets the response of the physical interrupt pin (7)
   IEL = 0 – the physical interrupt pin (7) latches until it is cleared by reading INT_REL
   IEL = 1 – the physical interrupt pin (7) will transmit one pulse with a period of approximately 0.03 - 0.05ms

IEU sets an alternate unlatched response for the physical interrupt pin (7) when the motion interrupt feature (WUF) only is enabled.
   IEU = 0 – the physical interrupt pin (7) latches or pulses per the IEL bit until it is cleared by reading INT_REL
   IEU = 1 – the physical interrupt pin (7) will follow an unlatched response if the motion interrupt feature is enabled

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 34 of 63

	± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications	

± 2g / 4g / 8g Tri-axis Digital
Accelerometer Specifications

PART NUMBER:

**KXTIA-1006
Rev. 4
Dec-2012**

SPI3E *sets SPI protocol to 3-wire or 4-wire SPI.*
SPI3E = 0 – 4-wire SPI enabled
SPI3E = 1 – 3-wire SPI enabled

INT_CTRL_REG2

This register controls motion detection axis enabling. Per Table 18, if an axis' bit is set to one (1), a motion on that axis will generate an interrupt. If it is set to zero (0), a motion on that axis will not generate an interrupt. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
XBW	YBW	ZBW	0	0	0	0	0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	11100000
					SPI Write Address: 0x1Fh			
					SPI Read Address: 0x9Fh			

Bit	Description
XBW	X-Axis Motion
YBW	Y-Axis Motion
ZBW	Z-Axis Motion

Table 18. Motion Detection Axis Enabling

± 2g / 4g / 8g Tri-axis Digital
Accelerometer Specifications

PART NUMBER:

**KXTIA-1006
Rev. 4
Dec-2012**

INT_CTRL_REG3

This register controls the tap detection direction axis enabling. Per Table 14, if a direction's bit is set to one (1), a single or double tap in that direction will generate an interrupt. If it is set to zero (0), a single or double tap in that direction will not generate an interrupt. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	TMEN	TLEM	TRIM	TDOM	TUPM	TFDM	TFUM	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00111111
					SPI Write Address: 0x20h			
					SPI Read Address: 0xA0h			

Bit	Description
TLEM	X Negative (X-)
TRIM	X Positive (X+)
TDOM	Y Negative (Y-)
TUPM	Y Positive (Y+)
TFDM	Z Negative (Z-)
TFUM	Z Positive (Z+)

Table 19. Directional Tap^TM Axis Mask

TMEN *enables/disables alternate tap masking scheme*
TMEN = 0 – alternate tap masking scheme disabled
TMEN = 1 – alternate tap masking scheme enabled

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 37 of 63

DATA_CTRL_REG

Read/write control register that configures the acceleration outputs. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
0	0	HPFROA	HPROB	0	OSAA	OSAB	OSAC	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000010
					SPI Write Address: 0x21h			
					SPI Read Address: 0xA1h			

HPFROA, HPFROB sets the roll-off frequency for the first-order high-pass filter in conjunction with the output data rate (OWUFA, OWUFB) that is chosen for the HPF acceleration outputs that are used in the Motion Wake Up (WUF) application per Table 20. Note that this roll-off frequency is also applied to the X, Y and Z high-pass filtered outputs.

High-Pass Filter Configuration			
HPFROA	**HPFROB**	**Beta**	**HPF Roll-Off (Hz)**
0	0	7/8	ODR / 50
0	1	15/16	ODR / 100
1	0	31/32	ODR / 200
1	1	63/64	ODR / 400

Table 20. High-Pass Filter Roll-Off Frequency

OSAA, OSAB, OSAC sets the output data rate (ODR) for the low-pass filtered acceleration outputs per Table 21.

OSAA	**OSAB**	**OSAC**	**Output Data Rate**	**LPF Roll-Off**
0	0	0	12.5Hz	6.25Hz
0	0	1	25Hz	12.5Hz
0	1	0	50Hz	25Hz
0	1	1	100Hz	50Hz
1	0	0	200Hz	100Hz
1	0	1	400Hz	200Hz
1	1	0	800Hz	400Hz
1	1	1	Does Not Exist	Does Not Exist

Table 21. LPF Acceleration Output Data Rate (ODR)

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 38 of 63

TILT_TIMER

This register is the initial count register for the tilt position state timer (0 to 255 counts). Every count is calculated as 1/ODR delay period, where the Tilt Position ODR is user-defined per Table 15. A new state must be valid as many measurement periods before the change is accepted. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TSC7	TSC6	TSC5	TSC4	TSC3	TSC2	TSC1	TSC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
					SPI Write Address: 0x28h			
					SPI Read Address: 0xA8h			

WUF_TIMER

This register is the initial count register for the motion detection timer (0 to 255 counts). Every count is calculated as 1/ODR delay period, where the Motion Wake Up ODR is user-defined per Table 17. A new state must be valid as many measurement periods before the change is accepted. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
WUFC7	WUFC6	WUFC5	WUFC4	WUFC3	WUFC2	WUFC1	WUFC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
					SPI Write Address: 0x29h			
					SPI Read Address: 0xA9h			

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 39 of 63

TDT_TIMER

This register contains counter information for the detection of a double tap event. When the Directional Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional Tap™ ODR is user-defined per Table 16. TDT_TIMER represents the minimum time separation between the first tap and the second tap in a double tap event. The Kionix recommended default value is 0.3 seconds (0x78h). Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TDTC7	TDTC6	TDTC5	TDTC4	TDTC3	TDTC2	TDTC1	TDTC0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	01111000
					SPI Write Address: 0x2Bh			
					SPI Read Address: 0xABh			

TDT_H_THRESH

This register represents the 8-bit jerk high threshold to determine if a tap is detected. Though this is an 8-bit register, the KXTIA internally multiplies the register value by two in order to set the high threshold. This multiplication results in a range of 0d to 510d with a resolution of two counts. The Performance Index (PI) is the jerk signal that is expected to be less than this threshold, but greater than the TDT_L_THRESH threshold during single and double tap events. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0". The Kionix recommended default value is 203 (0xCBh) and the Performance Index is calculated as:

$$X' = X(current) – X(previous)$$
$$Y' = Y(current) – Y(previous)$$
$$Z' = Z(current) – Z(previous)$$

$$PI = |X'| + |Y'| + |Z'|$$

Equation 1. Performance Index

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TTH7	TTH6	TTH5	TTH4	TTH3	TTH2	TTH1	TTH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	11001011
					SPI Write Address: 0x2Ch			
					SPI Read Address: 0xACh			

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 40 of 63

± 2g / 4g / 8g Tri-axis Digital
Accelerometer Specifications

PART NUMBER:

KXTIA-1006
Rev. 4
Dec-2012

TDT_L_THRESH

This register represents the 8-bit (0d– 255d) jerk low threshold to determine if a tap is detected. The Performance Index (PI) is the jerk signal that is expected to be greater than this threshold and less than the TDT_H_THRESH threshold during single and double tap events. This register also contains the LSB of the TDT_H_THRESH threshold. The Kionix recommended default value is 26 (0x1Ah). Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TTH7	TTL6	TTL5	TTL4	TTL3	TTL2	TTL1	TTL0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00011010
					SPI Write Address: 0x2Dh			
					SPI Read Address: 0xADh			

TDT_TAP_TIMER

This register contains counter information for the detection of any tap event. When the Directional Tap^{TM} ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap^{TM} ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional Tap^{TM} ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional Tap^{TM} ODR is user-defined per Table 16. In order to ensure that only tap events are detected, these time limits are used. A tap event must be above the performance index threshold (TDT_THRESH) for at least the low limit (FTDL0 – FTDL2) and no more than the high limit (FTDH0 – FTDH4). The Kionix recommended default value for the high limit is 0.05 seconds and for the low limit is 0.005 seconds (0xA2h).   Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
FTDH4	FTDH3	FTDH2	FTDH1	FTDH0	FTDL2	FTDL1	FTDL0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	10100010
					SPI Write Address: 0x2Eh			
					SPI Read Address: 0xAEh			

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 41 of 63

TDT_TOTAL_TIMER

This register contains counter information for the detection of a double tap event. When the Directional Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional Tap™ ODR is user-defined per Table 16. In order to ensure that only tap events are detected, this time limit is used. This register sets the total amount of time that the two taps in a double tap event can be above the PI threshold (TDT_L_THRESH). The Kionix recommended default value for TDT_TOTAL_TIMER is 0.09 seconds (0x24h). Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
STD7	STD6	STD5	STD4	STD3	STD2	STD1	STD0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00100100
					SPI Write Address: 0x2Fh			
					SPI Read Address: 0xAFh			

TDT_LATENCY_TIMER

This register contains counter information for the detection of a tap event. When the Directional Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional Tap™ ODR is user-defined per Table 16. In order to ensure that only tap events are detected, this time limit is used. This register sets the total amount of time that the tap algorithm will count samples that are above the PI threshold (TDT_L_THRESH) during a potential tap event. It is used during both single and double tap events. However, reporting of single taps on the physical interrupt pin (7) will occur at the end of the TDT_WINDOW_TIMER. The Kionix recommended default value for TDT_LATENCY_TIMER is 0.1 seconds (0x28h). Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TLT7	TLT6	TLT5	TLT4	TLT3	TLT2	TLT1	TLT0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00101000
					SPI Write Address: 0x30h			
					SPI Read Address: 0xB0h			

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 42 of 63

TDT_WINDOW_TIMER

This register contains counter information for the detection of single and double taps. When the Directional Tap™ ODR is 400Hz or less, every count is calculated as 1/ODR delay period. When the Directional Tap™ ODR is 800Hz, every count is calculated as 2/ODR delay period. When the Directional Tap™ ODR is 1600Hz, every count is calculated as 4/ODR delay period. The Directional Tap™ ODR is user-defined per Table 16. It defines the time window for the entire tap event, single or double, to occur. Reporting of single taps on the physical interrupt pin (7) will occur at the end of this tap window. The Kionix recommended default value for TDT_WINDOW_TIMER is 0.4 seconds (0xA0h). Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TWS7	TWS6	TWS5	TWS4	TWS3	TWS2	TWS1	TWS0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	10100000

SPI Write Address: 0x31h
SPI Read Address: 0xB1h

BUF_CTRL1

Read/write control register that controls the buffer sample threshold.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
-	SMP_TH6	SMP_TH5	SMP_TH4	SMP_TH3	SMP_TH2	SMP_TH1	SMP_TH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

SPI Write Address: 0x32h
SPI Read Address: 0xB2h

SMP_TH[6:0] Sample Threshold; determines the number of samples that will trigger a watermark interrupt or will be saved prior to a trigger event. When BUF_RES=1, the maximum number of samples is 41; when BUF_RES=0, the maximum number of samples is 84.

Buffer Model	Sample Function
Bypass	None
FIFO	Specifies how many buffer sample are needed to trigger a watermark interrupt.
Stream	Specifies how many buffer samples are needed to trigger a watermark interrupt.
Trigger	Specifies how many buffer samples before the trigger event are retained in the buffer.
FILO	Specifies how many buffer samples are needed to trigger a watermark interrupt.

Table 22. Sample Threshold Operation by Buffer Mode

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 43 of 63

BUF_CTRL2

Read/write control register that controls sample buffer operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
BUFE	BUF_RES	0	0	0	0	BUF_M1	BUF_M0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000

SPI Write Address: 0x33h
SPI Read Address: 0xB3h

BUFE *controls activation of the sample buffer.*
> *BUFE = 0 – sample buffer inactive*
> *BUFE = 1 – sample buffer active*

> ***BUF_RES*** *determines the resolution of the acceleration data samples collected by the sample buffer.*
> *BUF_RES = 0 – 8-bit samples are accumulated in the buffer*
> *BUF_RES = 1 – 12-bit samples are accumulated in the buffer*

> ***BUF_M1, BUF_M0*** *selects the operating mode of the sample buffer per Table 23.*

BUF_M1	BUF_M0	Mode	Description
0	0	FIFO	The buffer collects 84 sets of 8-bit low resolution values or 41 sets of 12bit high resolution values and then stops collecting data, collecting new data only when the buffer is not full.
0	1	Stream	The buffer holds the last 84 sets of 8-bit low resolution values or 41 sets of 12bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data.
1	0	Trigger	When a trigger event occurs, the buffer holds the last data set of SMP[6:0] samples before the trigger event and then continues to collect data until full. New data is collected only when the buffer is not full.
1	1	FILO	The buffer holds the last 84 sets of 8-bit low resolution values or 41 sets of 12bit high resolution values. Once the buffer is full, the oldest data is discarded to make room for newer data. Reading from the buffer in this mode will return the most recent data first.

Table 23. Selected Buffer Mode

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 44 of 63

BUF_STATUS_REG1

This register reports the status of the sample buffer.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
SMP_LEV7	SMP_LEV6	SMP_LEV5	SMP_LEV4	SMP_LEV3	SMP_LEV2	SMP_LEV1	SMP_LEV0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x34h		
					SPI Read Address: 0xB4h		

> ***SMP_LEV[7:0] Sample Level****; reports the number of <u>data bytes</u> that have been stored in the sample buffer. When BUF_RES=1, this count will increase by 6 for each 3-axis sample in the buffer; when BUF_RES=0, the count will increase by 3 for each 3-axis sample. If this register reads 0, no data has been stored in the buffer.*

BUF_STATUS_REG2

This register reports the status of the sample buffer trigger function.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
BUF_TRIG	0	0	0	0	0	0	0
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x35h		
					SPI Read Address: 0xB5h		

> ***BUF_TRIG*** *reports the status of the buffer's trigger function if this mode has been selected. When using trigger mode, a buffer read should only be performed after a trigger event.*

BUF_CLEAR

Latched buffer status information and the entire sample buffer are cleared when any data is written to this register.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
X	X	X	X	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x36h		
					SPI Read Address: 0xB6h		

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 45 of 63

SELF_TEST

When 0xCA is written to this register, the MEMS self-test function is enabled. Electrostatic-actuation of the accelerometer, results in a DC shift of the X, Y and Z axis outputs. Writing 0x00 to this register will return the accelerometer to normal operation.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
1	1	0	0	1	0	1	0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00000000
					SPI Write Address: 0x3Ah			
					SPI Read Address: 0xBAh			

WUF_THRESH

This register sets the acceleration threshold, WUF Threshold that is used to detect a general motion input. WUF_THRESH scales with GSEL1-GSEL0 in CTRL_REG1, and the KXTIA will ship from the factory with this value set to correspond to a change in acceleration of 0.5g when configured to   +/-8g. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
WUFTH7	WUFTH6	WUFTH5	WUFTH4	WUFTH3	WUFTH2	WUFTH1	WUFTH0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00001000
					SPI Write Address: 0x5Ah			
					SPI Read Address: 0xDAh			

TILT_ANGLE

This register sets the tilt angle that is used to detect the transition from Face-up/Face-down states to Screen Rotation states. The KXTIA ships from the factory with tilt angle set to a low threshold of 26° from horizontal. A different default tilt angle can be requested from the factory. Note that the minimum suggested tilt angle is 10°. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
TA7	TA6	TA5	TA4	TA3	TA2	TA1	TA0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	00001100
					SPI Write Address: 0x5Ch			
					SPI Read Address: 0xDCh			

HYST_SET

This register sets the Hysteresis that is placed in between the Screen Rotation states. The KXTIA ships from the factory with HYST_SET set to +/-15° of hysteresis. A different default hysteresis can be requested from the factory. Note that when writing a new value to this register the current values of RES0, RES1 and RES2 must be preserved. These values are set at the factory and must not change. Note that to properly change the value of this register, the PC1 bit in CTRL_REG1 must first be set to "0".

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
RES2	RES1	RES0	HYST4	HYST3	HYST2	HYST1	HYST0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	---10100
					SPI Write Address: 0x6Fh			
					SPI Read Address: 0xEFh			

BUF_READ

Data in the buffer can be read according to the BUF_RES and BUF_M settings in BUF_CTRL2 by executing this command. More samples can be retrieved by continuing to toggle SCL after the read command is executed. Data should only be read by set (6 bytes for high-resolution samples and 3 bytes for low-resolution samples) and by using auto-increment. Additional samples cannot be written to the buffer while data is being read from the buffer using auto-increment mode. Output data is in 2's Complement format.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
X	X	X	X	X	X	X	X
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
					SPI Write Address: 0x7Fh		
					SPI Read Address: 0xFFh		

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 47 of 63

KXTIA Embedded Applications

Orientation Detection Feature

The orientation detection feature of the KXTIA will report changes in face up, face down, +/- vertical and +/- horizontal orientation. This intelligent embedded algorithm considers very important factors that provide accurate orientation detection from low cost tri-axis accelerometers. Factors such as: hysteresis, device orientation angle and delay time are described below as these techniques are utilized inside the KXTIA.

Hysteresis

A 45° tilt angle threshold seems like a good choice because it is halfway between 0° and 90°. However, a problem arises when the user holds the device near 45°. Slight vibrations, noise and inherent sensor error will cause the acceleration to go above and below the threshold rapidly and randomly, so the screen will quickly flip back and forth between the 0° and the 90° orientations. This problem is avoided in the KXTIA by choosing a 30° threshold angle. With a 30° threshold, the screen will not rotate from 0° to 90° until the device is tilted to 60° (30° from 90°). To rotate back to 0°, the user must tilt back to 30°, thus avoiding the screen flipping problem. This example essentially applies +/- 15° of hysteresis in between the four screen rotation states. Table 24 shows the acceleration limits implemented for ϕ_T =30°.

Orientation	X Acceleration (g)	Y Acceleration (g)
0°/360°	$-0.5 < a_x < 0.5$	$a_y > 0.866$
90°	$a_x > 0.866$	$-0.5 < a_y < 0.5$
180°	$-0.5 < a_x < 0.5$	$a_y < -0.866$
270°	$a_x < -0.866$	$-0.5 < a_y < 0.5$

Table 24. Acceleration at the four orientations with +/- 15° of hysteresis

The KXTIA allows the user to change the amount of hysteresis in between the four screen rotation states. By simply writing to the HYST_SET register, the user can adjust the amount of hysteresis up to +/- 45°. The plot in Figure 9 shows the typical amount of hysteresis applied for a given digital count value of HYST_SET.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 48 of 63

Figure 9. HYST_SET vs Hysteresis

Device Orientation Angle (aka Tilt Angle)

To ensure that horizontal and vertical device orientation changes are detected, even when it isn't in the ideal vertical orientation – where the angle θ in Figure 10 is 90°, the KXTIA considers device orientation angle in its algorithm.

Figure 10. Device Orientation Angle

As the angle in Figure 2 is decreased, the maximum gravitational acceleration on the X-axis or Y-axis will also decrease. Therefore, when the angle becomes small enough, the user will not be able to make

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 49 of 63

the screen orientation change. When the device orientation angle approaches 0° (device is flat on a desk or table), $a_x = a_y = 0g$, $a_z = +1g$, and there is no way to determine which way the screen should be oriented, the internal algorithm determines that the device is in either the face-up or face-down orientation, depending on the sign of the z-axis. The KXTIA will only change the screen orientation when the orientation angle is above the factory-defaulted/user-defined threshold set in the TILT_ANGLE register. Equation 2 can be used to determine what value to write to the TILT_ANGLE register to set the device orientation angle.

$$\text{TILT\_ANGLE (counts)} = \sin\theta * (32 \text{ (counts/g)})$$

Equation 2. Tilt Angle Threshold

Tilt Timer

The 8-bit register, TILT_TIMER can be used to qualify changes in orientation. The KXTIA does this by incrementing a counter with a size that is specified by the value in TILT_TIMER for each set of acceleration samples to verify that a change to a new orientation state is maintained. A user defined output data rate (ODR) determines the time period for each sample. Equation 3 shows how to calculate the TILT_TIMER register value for a desired delay time.

$$\text{TILT\_TIMER (counts)} = \text{Delay Time (sec)} \times \text{ODR (Hz)}$$

Equation 3. Tilt Position Delay Time

Motion Interrupt Feature Description

The Motion interrupt feature of the KXTIA reports qualified changes in the high-pass filtered acceleration based on the Wake Up (WUF) threshold. If the high-pass filtered acceleration on any axis is greater than the user-defined wake up threshold (WUF_THRESH), the device has transitioned from an inactive state to an active state. When configured in the unlatched mode, the KXTIA will report when the motion event finished and the device has returned to an inactive state. Equation 4 shows how to calculate the WUF_THRESH register value for a desired wake up threshold. Note that this calculation varies based on the configured g-range of the part.

$$\text{WUF\_THRESH (counts)} = \text{Wake Up Threshold (g)} \times \text{Sensitivity (counts/g)}$$

Equation 4. Wake Up Threshold

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 50 of 63

A WUF (WUF_TIMER) 8-bit raw unsigned value represents a counter that permits the user to qualify each active/inactive state change. Note that each WUF Timer count qualifies 1 (one) user-defined ODR period (OWUF). Equation 5 shows how to calculate the WUF_TIMER register value for a desired wake up delay time.

$$WUF\_TIMER \text{ (counts)} = \text{Wake Up Delay Time (sec)} \times OWUF \text{ (Hz)}$$

Equation 5. Wake Up Delay Time

Figure 11 below shows the latched response of the motion detection algorithm with WUF Timer = 10 counts.

Typical Motion Interrupt Example

Figure 11. Latched Motion Interrupt Response

Figure 12 below shows the unlatched response of the motion detection algorithm with WUF Timer = 10 counts.

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 51 of 63

Typical Motion Interrupt Example

Figure 12. Unlatched Motion Interrupt Response

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 52 of 63

Directional Tap Detection Feature Description

The Directional Tap Detection feature of the KXTIA recognizes single and double tap inputs and reports the acceleration axis and direction that each tap occurred. Eight performance parameters, as well as a user-selectable ODR are used to configure the KXTIA for a desired tap detection response.

Performance Index

The Directional Tap^{TM} detection algorithm uses low and high thresholds to help determine when a tap event has occurred. A tap event is detected when the previously described jerk summation exceeds the low threshold (TDT_L_THRESH) for more than the tap detection low limit, but less than the tap detection high limit as contained in TDT_TAP_TIMER.   Samples that exceed the high limit (TDT_H_THRESH) will be ignored. Figure 13 shows an example of a single tap event meeting the performance index criteria.

Calculated Performance Index

Figure 13. Jerk Summation vs Threshold

Single Tap Detection

The latency timer (TDT_LATENCY_TIMER) sets the time period that a tap event will only be characterized as a single tap. A second tap has to occur outside of the latency timer. If a second tap occurs inside the latency time, it will be ignored as it occurred too quickly. The single tap will be reported at the end of the TDT_WINDOW_TIMER. Figure 14 shows a single tap event meeting the PI, latency and window requirements.

Figure 14. Single Directional Tap^{TM} Timing

Double Tap Detection

An event can be characterized as a double tap only if the second tap crosses the performance index (TDT_L_THRESH) outside the TDT_TIMER. This means that the TDT_TIMER determines the minimum time separation that must exist between the two taps of a double tap event. Similar to the single tap, the second tap event must exceed the performance index for the time limit contained in TDT_TAP_TIMER. The double tap will be reported at the end of the second TDT_LATENCY_TIMER. Figure 15 shows a double tap event meeting the PI, latency and window requirements.

Figure 15. Double Directional Tap^{TM} Timing

Sample Buffer Feature Description

The sample buffer feature of the KXTIA accumulates and outputs acceleration data based on how it is configured. There are 4 buffer modes available, and samples can be accumulated at either low (8-bit) or high (12-bit) resolution. Acceleration data is collected at the ODR specified by OSAA:OSAD in the Output Data Control Register. Each buffer mode accumulates data, reports data, and interacts with status indicators in a slightly different way.

### FIFO Mode

Data Accumulation
> Sample collection stops when the buffer is full.

Data Reporting
> Data is reported with the <u>oldest</u> byte of the <u>oldest</u> sample first (X_L or X based on resolution).

Status Indicators
> A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples (calculated with Equation 6).

> > <u>BUF_RES=0</u>:
> > SMPX = SMP_LEV[7:0] / 3 – SMP_TH[6:0]

> > <u>BUF_RES=1</u>:
> > SMPX = SMP_LEV[7:0] / 6 – SMP_TH[6:0]

Equation 6. Samples Above Sample Threshold

Stream Mode

Data Accumulation
> Sample collection continues when the buffer is full; older data is discarded to make room for newer data.

Data Reporting
> Data is reported with the <u>oldest</u> sample first (uses FIFO read pointer).

Status Indicators
> A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples (calculated with Equation 1).

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 56 of 63

Trigger Mode

Data Accumulation

When a physical interrupt is caused by one of the digital engines, the trigger event is asserted and SMP[6:0] samples prior to the event are retained. Sample collection continues until the buffer is full.

Data Reporting

Data is reported with the <u>oldest</u> sample first (uses FIFO read pointer).

Status Indicators

When a physical interrupt occurs and there are at least SMP[6:0] samples in the buffer, BUF_TRIG in BUF_STATUS_REG2 is asserted.

FILO Mode

Data Accumulation

Sample collection continues when the buffer is full; older data is discarded to make room for newer data.

Data Reporting

Data is reported with the <u>newest</u> byte of the <u>newest</u> sample first (Z_H or Z based on resolution).

Status Indicators

A watermark interrupt occurs when the number of samples in the buffer reaches the Sample Threshold. The watermark interrupt stays active until the buffer contains less than this number of samples. This can be accomplished through clearing the buffer or explicitly reading greater than SMPX samples (calculated with Equation 1).

Buffer Operation

The following diagrams illustrate the operation of the buffer conceptually. Actual physical implementation has been abstracted to offer a simplified explanation of how the different buffer modes operate. Figure 1 represents a high-resolution 3-axis sample within the buffer. Figures 2-10 represent a 10-sample version of the buffer (for simplicity), with Sample Threshold set to 8.

Regardless of the selected mode, the buffer fills sequentially, one byte at a time. Figure 16 shows one 6-byte data sample. Note the location of the FILO read pointer versus that of the FIFO read pointer.

Index	Byte	
0	X_L	<---- FIFO read pointer
1	X_H	
2	Y_L	
3	Y_H	
4	Z_L	
5	Z_H	<---- FILO read pointer
6		buffer write pointer ---->

Figure 16. One Buffer Sample

Regardless of the selected mode, the buffer fills sequentially, one sample at a time. Note in Figure 17 the location of the FILO read pointer versus that of the FIFO read pointer. The buffer write pointer shows where the next sample will be written to the buffer.

Index	Sample	
0	Data0	← FIFO read pointer
1	Data1	
2	Data2	← FILO read pointer
3		buffer write pointer →
4		
5		
6		
7		← Sample Threshold
8		
9		

Figure 17. Buffer Filling

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 58 of 63

The buffer continues to fill sequentially until the Sample Threshold is reached. Note in Figure 18 the location of the FILO read pointer versus that of the FIFO read pointer.

Index	Sample	
0	Data0	← FIFO read pointer
1	Data1	
2	Data2	
3	Data3	
4	Data4	
5	Data5	
6	Data6	← FILO read pointer
7		← Sample Threshold
8		
9		

buffer write pointer → (index 7)

Figure 18. Buffer Approaching Sample Threshold

In FIFO, Stream, and FILO modes, a watermark interrupt is issued when the number of samples in the buffer reaches the Sample Threshold. In trigger mode, this is the point where the oldest data in the buffer is discarded to make room for newer data.

| Index	Sample	
0	Data0	← FIFO read pointer
1	Data1	
2	Data2	
3	Data3	
4	Data4	
5	Data5	
6	Data6	
7	Data7	← Sample Threshold/FILO read pointer
8		
9		

buffer write pointer → (index 8)

Figure 19. Buffer at Sample Threshold

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 59 of 63

In trigger mode, data is accumulated in the buffer sequentially until the Sample Threshold is reached. Once the Sample Threshold is reached, the oldest samples are discarded when new samples are collected. Note in Figure 20 how Data0 was thrown out to make room for Data8.

| Index	Sample	
0	Data1	← Trigger read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
7	Data8	← Sample Threshold
8		
9		

Trigger write pointer → (points to Index 7)

Figure 20. Additional Data Prior to Trigger Event

After a trigger event occurs, the buffer no longer discards the oldest samples, and instead begins accumulating samples sequentially until full. The buffer then stops collecting samples, as seen in Figure 21. This results in the buffer holding SMP_TH[6:0] samples prior to the trigger event, and SMPX samples after the trigger event.

Index	Sample	
0	Data1	← Trigger read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
7	Data8	← Sample Threshold
8	Data9	
9	Data10	

Figure 21. Additional Data After Trigger Event

In FIFO, Stream, FILO, and Trigger (after a trigger event has occurred) modes, the buffer continues filling sequentially after the Sample Threshold is reached. Sample accumulation after the buffer is full depends on the selected operation mode. FIFO and Trigger modes stop accumulating samples when the buffer is full, and Stream and FILO modes begin discarding the oldest data when new samples are accumulated.

Index	Sample	
0	Data0	← FIFO read pointer
1	Data1	
2	Data2	
3	Data3	
4	Data4	
5	Data5	
6	Data6	
7	Data7	← Sample Threshold
8	Data8	
9	Data9	← FILO read pointer

Figure 22. Buffer Full

After the buffer has been filled in FILO or Stream mode, the oldest samples are discarded when new samples are collected. Note in Figure 23 how Data0 was thrown out to make room for Data10.

Index	Sample	
0	Data1	← FIFO read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
7	Data8	← Sample Threshold
8	Data9	
9	Data10	← FILO read pointer

Figure 23. Buffer Full – Additional Sample Accumulation in Stream or FILO Mode

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 61 of 63

In FIFO, Stream, or Trigger mode, reading one sample from the buffer will remove the oldest sample and effectively shift the entire buffer contents up, as seen in Figure 24.

Index	Sample	
0	Data1	← FIFO read pointer
1	Data2	
2	Data3	
3	Data4	
4	Data5	
5	Data6	
6	Data7	
7	Data8	← Sample Threshold
8	Data9	← FILO read pointer
9		buffer write pointer →

Figure 24. FIFO Read from Full Buffer

In FILO mode, reading one sample from the buffer will remove the newest sample and leave the older samples untouched, as seen in Figure 25.

Index	Sample	
0	Data0	← FIFO read pointer
1	Data1	
2	Data2	
3	Data3	
4	Data4	
5	Data5	
6	Data6	
7	Data7	← Sample Threshold
8	Data8	← FILO read pointer
9		buffer write pointer →

Figure 25. FILO Read from Full Buffer

Revision History

REVISION	DESCRIPTION	DATE
1	Initial Product Release	19-Jul-2011
2	Updated SPI Timing Diagrams	02-Apr-2012
3	Updated Dimension Drawing	29-Jun-2012
4	Included WUF description into INT_SRC_REG2	20-Dec-2012

36 Thornwood Dr. – Ithaca, NY 14850
tel: 607-257-1080 – fax:607-257-1146
www.kionix.com - info@kionix.com

© 2011 Kionix – All Rights Reserved
579-4177-1212201147
Page 63 of 63

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Accelerometers *category:*

Click to view products by Kionix *manufacturer:*

Other Similar products are found below :

AD22372Z-RL7 ADXL313WACPZ-RL 805M1-0050-01 MXC6655XA MMA7455LT 805M1-0200-01 810M1-0025X 832M1-0200 AIS328DQTR 832M1-0050 805-0050 AD22301 BMA253 ADXL354BEZ SCA620-EF8H1A-1 MC3413 MXC6244AU 3038-0500 ACH-01-04/10 4692 ADXL372BCCZ-RL7 735T 787-500 787AM8 793-6 793L 997-M4 HV101 HV102 HV200 PC420VP-50 PC420VR-10 786A 786A-IS 787A 787A-IS HT786A HT787A PC420VP-10 ADCMXL1021-1BMLZ ADIS16003CCCZ ADIS16006CCCZ ADIS16228CMLZ ADXL700WBRWZ-RL ADXL1003BCPZ ADXL103CE-REEL ADXL203CE-REEL ADXL206HDZ ADXL213AE ADXL213AE-REEL