

#### MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

## 4 GBIT (512M × 8 BIT) CMOS NAND E<sup>2</sup>PROM

## **DESCRIPTION**

The TC58BVG2S0HTAl0 is a single 3.3V 4Gbit (4,429,185,024 bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as (4096 + 128) bytes  $\times$  64 pages  $\times$  2048 blocks. The device has a 4224-byte static register which allows program and read data to be transferred between the register and the memory cell array in 4224-bytes increments. The Erase operation is implemented in a single block unit (256 Kbytes + 8 Kbytes: 4224 bytes  $\times$  64 pages).

The TC58BVG2S0HTAI0 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

The TC58BVG2S0HTAI0 has ECC logic on the chip and 8bit read errors for each 528Bytes can be corrected internally.

#### **FEATURES**

Organization

х8

 $\begin{array}{lll} \text{Memory cell array} & 4224 \times 128 \text{K} \times 8 \\ \text{Register} & 4224 \times 8 \\ \text{Page size} & 4224 \text{ bytes} \\ \text{Block size} & (256 \text{K} + 8 \text{K}) \text{ bytes} \end{array}$ 

Modes

Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Read, Multi Page Program, Multi Block Erase, ECC Status Read

Mode control

Serial input/output Command control

 Number of valid blocks Min 2008 blocks Max 2048 blocks

Power supply

 $V_{CC} = 2.7V$  to 3.6V

Access time

Cell array to register 55  $\mu$ s typ. (Single Page Read) / 90  $\mu$ s typ. (Multi Page Read) Read Cycle Time 25 ns min (C<sub>L</sub>=50pF)

Program/Erase time

Auto Page Program 340 μs/page typ. Auto Block Erase 2.5 ms/block typ.

Operating current

Read (25 ns cycle)30 mA maxProgram (avg.)30 mA maxErase (avg.)30 mA maxStandby50 μA max


Package

TSOP I 48-P-1220-0.50 (Weight: 0.53 g typ.)

8bit ECC for each 528Byte is implemented on the chip.



## **PIN ASSIGNMENT (TOP VIEW)**




## **PIN NAMES**

I/O1 to I/O8	I/O port
CE	Chip enable
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
WP	Write protect
RY/BY	Ready/Busy
Vcc	Power supply
V <sub>SS</sub>	Ground
NC	No Connection



## **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
Vcc	Power Supply Voltage	−0.6 to 4.6	V
V <sub>IN</sub>	Input Voltage	-0.6 to 4.6	V
V <sub>I/O</sub>	Input /Output Voltage	$-0.6$ to V <sub>CC</sub> + 0.3 ( $\leq$ 4.6 V)	V
P <sub>D</sub>	Power Dissipation	0.3	W
TSOLDER	Soldering Temperature (10 s)	260	°C
TSTG	Storage Temperature	–55 to 150	°C
Topr	Operating Temperature	-40 to 85	°C

## **CAPACITANCE** \*(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
CIN	Input	VIN = 0 V	_	10	pF
Cout	Output	V <sub>OUT</sub> = 0 V	_	10	pF

<sup>\*</sup> This parameter is periodically sampled and is not tested for every device.



## **VALID BLOCKS**

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
NvB	Number of Valid Blocks	2008	_	2048	Blocks

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime.

## RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
Vcc	Power Supply Voltage	2.7	_	3.6	٧
VIH	High Level Input Voltage	V <sub>CC</sub> x 0.8	_	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Low Level Input Voltage	-0.3*	_	V <sub>CC</sub> x 0.2	V

<sup>\* -2</sup> V (pulse width lower than 20 ns)

## DC CHARACTERISTICS (Ta = -40 to 85°C, V<sub>CC</sub> = 2.7 to 3.6V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = 0 V to V_{CC}$	_	_	±10	μΑ
ILO	Output Leakage Current	Vout = 0 V to Vcc	_	_	±10	μΑ
ICCO1	Serial Read Current	$\overline{CE} = V_{IL}$ , $I_{OUT} = 0$ mA, $t_{RC} = 25$ ns	_	1	30	mA
ICCO2	Programming Current		_		30	mA
Іссоз	Erasing Current	_	_	_	30	mA
Iccs	Standby Current	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.2 \text{ V}, \ \overline{\text{WP}} = 0 \text{ V/V}_{\text{CC}}$	_	1	50	μΑ
VoH	High Level Output Voltage	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> – 0.2	_	_	V
V <sub>OL</sub>	Low Level Output Voltage	$I_{OL} = 0.1 \text{ mA}$	_	_	0.2	V
I <sub>OL</sub> (RY/BY)	Output Current of RY/BY pin	V <sub>OL</sub> = 0.2 V	_	4	_	mA



# AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS (Ta = -40 to 85°C, $V_{CC}$ = 2.7 to 3.6V)

Icch         CLE Hold Time         5         —         ns           Iccs         CE Setup Time         20         —         ns           Ich         CE Hold Time         5         —         ns           Idwp         Write Pulse Width         12         —         ns           MWP         Wifte Pulse Width         12         —         ns           Idas         ALE Setup Time         12         —         ns           Idath         ALE Hold Time         5         —         ns           Idb         Data Setup Time         12         —         ns           Idb         Data Hold Time         5         —         ns           MVC         Write Cycle Time         25         —         ns           MVC         Write Cycle Time         10         —         ns           MW         We High Hold Time         10         —         ns           MW         Wife High to Wildth         10         —         ns           Itar         Ready to RE Falling Edge         20         —         ns           Itar         Read Pulse Width         12         —         ns           Itar         Read Cyc	SYMBOL	PARAMETER	MIN	MAX	UNIT
tCs         CE         Setup Time         20         —         ns           tCh         CE         Hold Time         5         —         ns           tWP         Write Pulse Width         12         —         ns           tALS         ALE Setup Time         12         —         ns           tALH         ALE Hold Time         5         —         ns           tDS         Data Setup Time         12         —         ns           tDH         Data Hold Time         5         —         ns           tDH         Data Hold Time         5         —         ns           tWC         Write Cycle Time         25         —         ns           tWW         WE High Hold Time         10         —         ns           tWW         WP High to WE Low         100         —         ns           tRR         Ready to RE         Falling Edge         20         —         ns           tRR         Ready to RE         Falling Edge         20         —         ns           tRR         Ready to RE         Falling Edge         20         —         ns           tRR         Ready to RE         Falling Edge	tcls	CLE Setup Time	12	_	ns
tCH         ŒE Hold Time         5         —         ns           twp         Write Pulse Width         12         —         ns           tALS         ALE Setup Time         12         —         ns           tALH         ALE Hold Time         5         —         ns           tDS         Data Setup Time         12         —         ns           tDH         Data Hold Time         5         —         ns           tDH         WE High Hold Time         10         —         ns           tWC         Write Cycle Time         25         —         ns           tWW         WE High Hold Time         10         —         ns           tWW         WE High to WE Low         100         —         ns           tRR         Ready to RE Falling Edge         20         —         ns           tRW         Ready Lise Width         12         —         ns           tRP         Read Pulse Width         12         —         ns           tRC         Read Cycle Time         25         —         ns           tRC         Read Cycle Time         25         —         ns           tRC         Read Cycl	tCLH	CLE Hold Time	5	_	ns
twp         Write Pulse Width         12         —         ns           tals         ALE Setup Time         12         —         ns           tal.H         ALE Hold Time         5         —         ns           tos         Data Setup Time         12         —         ns           toh         Data Hold Time         12         —         ns           tw         Write Cycle Time         25         —         ns           tw         We High Hold Time         10         —         ns           tw         We High to WE Low         100         —         ns           trew         Ready to RE Falling Edge         20         —         ns           trew         Ready Use Width         12         —         ns           trep         Read Pulse Width         12         —         ns           trep         Read Cycle Time         25         —         ns           tree         R	tcs	CE Setup Time	20	_	ns
tals         ALE Setup Time         12         —         ns           talH         ALE Hold Time         5         —         ns           tos         Data Setup Time         12         —         ns           toh         Data Hold Time         12         —         ns           tw         Write Cycle Time         5         —         ns           tw         We High Hold Time         10         —         ns           tw         We High to WE Low         100         —         ns           trex         Ready to RE Falling Edge         20         —         ns           trex         Ready to WE Falling Edge         20         —         ns           trex         Ready Low Fe Falling Edge         20         —         ns           trex         Ready Low Fe Falling Edge         20         —         ns           trex         Ready Low Width         12         —         ns           trex         Ready Use Width         12         —         ns           trex         Read Cycle Time         25         —         ns           trex         Read Cycle Time         25         —         ns <t< td=""><td>tch</td><td>CE Hold Time</td><td>5</td><td>_</td><td>ns</td></t<>	tch	CE Hold Time	5	_	ns
table         ALE Hold Time         5         —         ns           tos         Data Setup Time         12         —         ns           tob         Data Hold Time         5         —         ns           tw         Write Cycle Time         25         —         ns           tw         With Eigh Hold Time         10         —         ns           tw         With High to Will Low         100         —         ns           tw         Will High Hold Time         100         —         ns           tw         Ready to RE Falling Edge         20         —         ns           tr         Ready to Will Falling Edge         20         —         ns           tr         Read Pulse Width         12         —         ns           tr         Read Pulse Width         12         —         ns           tr         Read Cycle Time         25         —         ns           tr         Read Cycle Time         25         —         ns           tr         tr         Read Cycle Time         25         —         ns           tr         tr         Read Cycle Time         25         —         ns	twp	Write Pulse Width	12	_	ns
tos         Data Setup Time         12         —         ns           toh         Data Hold Time         5         —         ns           tw         Write Cycle Time         25         —         ns           tw         We High Hold Time         10         —         ns           tw         WP High to WE Low         100         —         ns           tw         Ready to RE Falling Edge         20         —         ns           trans         tr	tals	ALE Setup Time	12	_	ns
toh         Data Hold Time         5         —         ns           twc         Write Cycle Time         25         —         ns           tw         WE High Hold Time         10         —         ns           tww         WP High to WE Low         100         —         ns           tww         WP High to WE Low         100         —         ns           trex         Ready to Ready to WE Falling Edge         20         —         ns           trex         Read Pulse Width         12         —         ns           trex         Read Cycle Time         25         —         ns	talh	ALE Hold Time	5	_	ns
bwc         Write Cycle Time         25         —         ns           tw         WE High Hold Time         10         —         ns           tww         WP High to WE Low         100         —         ns           tww         WP High to WE Low         100         —         ns           trex         Ready to WE Falling Edge         20         —         ns           trex         Read Pulse Width         12         —         ns           trex         Read Cycle Time         25         —         ns           trex         RE Low to CLE Low to RE Low         10         —         ns <t< td=""><td>t<sub>DS</sub></td><td>Data Setup Time</td><td>12</td><td>_</td><td>ns</td></t<>	t <sub>DS</sub>	Data Setup Time	12	_	ns
twH         WE High Hold Time         10         —         ns           twW         WP High to WE Low         100         —         ns           trex         Ready to RE Falling Edge         20         —         ns           trew         Ready to WE Falling Edge         20         —         ns           trey         Read Pulse Width         12         —         ns           trey         Read Cycle Time         25         —         ns           trex         RE Access Time         —         20         ns           tceA         CE Access Time         —         25         ns           tceA         CE Low to RE Low         10         —         ns           trex         RE High to Output Hold Time         25         —         ns	t <sub>DH</sub>	Data Hold Time	5	_	ns
tww         WP High to WE Low         100         —         ns           trRR         Ready to RE Falling Edge         20         —         ns           trRW         Ready to WE Falling Edge         20         —         ns           trep         Read Pulse Width         12         —         ns           trep         Read Cycle Time         25         —         ns           trec         Read Cycle Time         25         —         ns           trec         Read Cycle Time         —         20         ns           tree         Access Time         —         20         ns           tceA         CE Access Time         —         20         ns           tcLR         CE Low to RE Low         10         —         ns           trend         RE High to Output Hold Time         25         —         ns           trend         RE High to Output Hold Time         5         —         ns <tr< td=""><td>twc</td><td>Write Cycle Time</td><td>25</td><td>_</td><td>ns</td></tr<>	twc	Write Cycle Time	25	_	ns
trick         Ready to RE         Falling Edge         20         —         ns           trick         Ready Low Width         12         —         ns           trep         Read Pulse Width         12         —         ns           trec         Read Cycle Time         25         —         ns           trec         Read Cycle Time         —         25         —         ns           trea         RE Access Time         —         20         ns         ns         tceA         CE Access Time         —         25         ns           tcLA         CLE Low to RE Low         10         —         ns         tcLA         tcLA         Ns         tc.         Ns         <	twH	WE High Hold Time	10	_	ns
trw         Ready to WE Falling Edge         20         —         ns           trp         Read Pulse Width         12         —         ns           trec         Read Cycle Time         25         —         ns           trec         Read Cycle Time         25         —         ns           trea         RE Access Time         —         20         ns           tcEA         CE Access Time         —         25         ns           tcLA         CLE Low to RE Low         10         —         ns           tcLA         CLE Low to RE Low         10         —         ns           tcAR         ALE Low to Output Hold Time         25         —         ns           treHOH         RE High to Output Hold Time         5         —         ns           treHZ         RE High to Output High Impedance         —         60         ns           tcHZ         CE High to ALE or CLE Don't Care         0         —         ns           tcCSD         CE High to ALE or CLE Don't Care         0         —         ns           tcREH         RE High Hold Time         10         —         ns           treH         RE High to WE Low         30	tww	WP High to WE Low	100	_	ns
trp         Read Pulse Width         12         —         ns           trc         Read Cycle Time         25         —         ns           trea         RE Access Time         —         20         ns           tcca         CE Access Time         —         25         ns           tclu         CLE Low to RE Low         10         —         ns           tclu         ALE Low to RE Low         10         —         ns           trans	trr	Ready to RE Falling Edge	20	_	ns
trace         Read Cycle Time         25         —         ns           trace         RE         Access Time         —         20         ns           tcea         CE         Access Time         —         25         ns           tcla         CLE Low to RE         Low         10         —         ns           tar         ALE Low to RE         Low         10         —         ns           trace         ALE Low to RE         Low         10         —         ns           trace         ALE Low to Output Hold Time         25         —         ns           trace         RE         High to Output Hold Time         5         —         ns           trace         RE         High to Output High Impedance         —         60         ns           tccsb         CE         High to ALE or CLE Don't Care         0         —         ns           tccsb         CE         High to ALE or CLE Don't Care         0         —         ns           tcr         RE         High Hold Time         10         —         ns           tcr         RE         High to WE         Low         30         —         ns           tcr </td <td>t<sub>RW</sub></td> <td>Ready to WE Falling Edge</td> <td>20</td> <td>_</td> <td>ns</td>	t <sub>RW</sub>	Ready to WE Falling Edge	20	_	ns
tREA         RE Access Time         —         20         ns           tCEA         CE Access Time         —         25         ns           tCLR         CLE Low to RE Low         10         —         ns           tAR         ALE Low to RE Low         10         —         ns           tRHOH         RE High to Output Hold Time         25         —         ns           tRLOH         RE Low to Output Hold Time         5         —         ns           tRHZ         RE High to Output High Impedance         —         60         ns           tCHZ         CE High to Output High Impedance         —         0         —         ns           tCSD         CE High to ALE or CLE Don't Care         0         —         ns           tREH         RE High Hold Time         10         —         ns           tREH         RE High Told Time         10         —         ns           tRHW         RE High to WE Low         30         —         ns           tWHC         WE High to RE Low         60         —         ns           tWB         WE High to RE Low         60         —         ns           tWB         WE High to Busy         — <td>t<sub>RP</sub></td> <td>Read Pulse Width</td> <td>12</td> <td>_</td> <td>ns</td>	t <sub>RP</sub>	Read Pulse Width	12	_	ns
tCEA         CE Access Time         —         25         ns           tCLR         CLE Low to RE Low         10         —         ns           tAR         ALE Low to RE Low         10         —         ns           tRHOH         RE High to Output Hold Time         25         —         ns           tRHOH         RE Low to Output Hold Time         5         —         ns           tRHOH         RE Low to Output Hold Time         5         —         ns           tRHZ         RE High to Output High Impedance         —         60         ns           tCHZ         CE High to Output High Impedance         —         20         ns           tCSD         CE High to ALE or CLE Don't Care         0         —         ns           tREH         RE High Hold Time         10         —         ns           tREH         RE High to WE Low         30         —         ns           tRHW         RE High to TE Low         30         —         ns           tWHR         WE High to RE Low         60         —         ns           tWB         WE High to Busy         —         100         ns	trc	Read Cycle Time	25	_	ns
tclr         CLE Low to RE Low         10         —         ns           tar         ALE Low to RE Low         10         —         ns           trans         RE High to Output Hold Time         25         —         ns           trans         RE Low to Output Hold Time         5         —         ns           trans         RE High to Output High Impedance         —         60         ns           tchz         CE High to Output High Impedance         —         0         —         ns           tcsD         CE High to ALE or CLE Don't Care         0         —         ns           tree         RE High Hold Time         10         —         ns           tree         Output-High-Impedance-to-RE Falling Edge         0         —         ns           tree         RE High to WE Low         30         —         ns           twHC         WE High to CE Low         30         —         ns           twHR         WE High to RE Low         60         —         ns           twHR         WE High to Busy         —         100         ns	t <sub>REA</sub>	RE Access Time	_	20	ns
tAR         ALE Low to RE Low         10         —         ns           tRHOH         RE         High to Output Hold Time         25         —         ns           tRLOH         RE         Low to Output Hold Time         5         —         ns           tRHZ         RE         High to Output High Impedance         —         60         ns           tCHZ         CE         High to Output High Impedance         —         20         ns           tCSD         CE         High to ALE or CLE Don't Care         0         —         ns           tREH         RE         High Hold Time         10         —         ns           tIR         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tRHW         RE         High to WE         Low         30         —         ns           tWHC         WE         High to RE         Low         60         —         ns           tWB         WE         High to Busy         —         100         ns	t <sub>CEA</sub>	CE Access Time	_	25	ns
tRHOH         RE         High to Output Hold Time         25         —         ns           tRLOH         RE         Low to Output Hold Time         5         —         ns           tRHZ         RE         High to Output High Impedance         —         60         ns           tCHZ         CE         High to Output High Impedance         —         20         ns           tCSD         CE         High to ALE or CLE Don't Care         0         —         ns           tREH         RE         High Hold Time         10         —         ns           tIR         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tRHW         RE         High to WE         Low         30         —         ns           tWHC         WE         High to CE         Low         30         —         ns           tWHR         WE         High to Busy         60         —         ns           tWB         WE         High to Busy         —         100         ns	tclr	CLE Low to RE Low	10	_	ns
tRLOH         RE         Low to Output Hold Time         5         —         ns           tRHZ         RE         High to Output High Impedance         —         60         ns           tCHZ         CE         High to Output High Impedance         —         20         ns           tCSD         CE         High to ALE or CLE Don't Care         0         —         ns           tREH         RE         High Hold Time         10         —         ns           tIR         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tRHW         RE         High to WE         Low         30         —         ns           tWHC         WE         High to TE         Low         60         —         ns           tWB         WE         High to Busy         —         100         ns	t <sub>AR</sub>	ALE Low to RE Low	10	_	ns
tRHZ         RE         High to Output High Impedance         —         60         ns           tCHZ         CE         High to Output High Impedance         —         20         ns           tCSD         CE         High to ALE or CLE Don't Care         0         —         ns           tREH         RE         High Hold Time         10         —         ns           tIR         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tRHW         RE         High to WE         Low         30         —         ns           tWHC         WE         High to CE         Low         30         —         ns           tWHR         WE         High to RE         Low         60         —         ns           tWB         WE         High to Busy         —         100         ns	trнон	RE High to Output Hold Time	25	_	ns
tCHZ         CE         High to Output High Impedance         —         20         ns           tCSD         CE         High to ALE or CLE Don't Care         0         —         ns           tREH         RE         High Hold Time         10         —         ns           tIR         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tRHW         RE         High to WE         Low         30         —         ns           tWHC         WE         High to CE         Low         30         —         ns           tWHR         WE         High to RE         Low         60         —         ns           tWB         WE         High to Busy         —         100         ns	trloh	RE Low to Output Hold Time	5	_	ns
tCSD         CE         High to ALE or CLE Don't Care         0         —         ns           tREH         RE         High Hold Time         10         —         ns           tIR         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tRHW         RE         High to WE         Low         30         —         ns           tWHC         WE         High to CE         Low         30         —         ns           tWHR         WE         High to RE         Low         60         —         ns           tWB         WE         High to Busy         —         100         ns	trhz	RE High to Output High Impedance	_	60	ns
tree         RE         High Hold Time         10         —         ns           tree         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tree         RE         High to WE         Low         30         —         ns           twhc         WE         High to CE         Low         30         —         ns           twhr         WE         High to RE         Low         60         —         ns           tws         WE         High to Busy         —         100         ns	tchz	CE High to Output High Impedance	_	20	ns
tIR         Output-High-Impedance-to-RE         Falling Edge         0         —         ns           tRHW         RE         High to WE         Low         30         —         ns           tWHC         WE         High to CE         Low         30         —         ns           tWHR         WE         High to RE         Low         60         —         ns           tWB         WE         High to Busy         —         100         ns	tcsd	CE High to ALE or CLE Don't Care	0	_	ns
tRHW         RE High to WE Low         30         —         ns           twHC         WE High to CE Low         30         —         ns           twHR         WE High to RE Low         60         —         ns           twB         WE High to Busy         —         100         ns	<sup>t</sup> REH	RE High Hold Time	10	_	ns
twhc         WE High to CE Low         30         —         ns           twhr         WE High to RE Low         60         —         ns           twb         WE High to Busy         —         100         ns	tıR	Output-High-Impedance-to- RE Falling Edge	0	_	ns
twhr         WE High to RE Low         60         —         ns           twb         WE High to Busy         —         100         ns	t <sub>RHW</sub>	RE High to WE Low	30	_	ns
twB WE High to Busy — 100 ns	twnc	WE High to CE Low	30	_	ns
	twhr	WE High to RE Low	60	_	ns
t <sub>RST</sub> Device Reset Time (Ready/Read/Program/Erase) — 5/5/10/500 μs	t <sub>WB</sub>	WE High to Busy	_	100	ns
	trst	Device Reset Time (Ready/Read/Program/Erase)	_	5/5/10/500	μS

<sup>\*1:</sup> tCLS and tALS can not be shorter than tWP.

<sup>\*2:</sup> tCS should be longer than tWP + 8ns.



## **AC TEST CONDITIONS**

DADAMETED	CONDITION
PARAMETER	Vcc: 2.7 to 3.6V
Input level	V <sub>CC</sub> -0.2V, 0.2V
Input pulse rise and fall time	3 ns
Input comparison level	Vcc/2
Output data comparison level	Vcc/2
Output load	C <sub>L</sub> (50 pF) + 1 TTL

Note: Busy to ready time depends on the pull-up resistor tied to the  $RY/\overline{BY}$  pin. (Refer to Application Note (9) toward the end of this document)

# PROGRAMMING / ERASING / READING CHARACTERISTICS

 $(Ta = -40 \text{ to } 85^{\circ}\text{C}, V_{CC} = 2.7 \text{ to } 3.6\text{V})$ 

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
	Average Programming Time (Single Page)	_	340	700	μS	
tPROG Average Programming Time (Multi Page)		_	370	700	μS	
tDCBSYW1	Busy Time in Multi Page Program(following 11h)	_	0.5	1	μS	
N	Number of Partial Program Cycles in the Same Page	_	_	4		(1)
tBERASE	Block Erasing Time		2.5	5	ms	
	Memory Cell Array to Starting Address (Single Page)	_	55	220		
t <sub>R</sub>	Memory Cell Array to Starting Address (Multi Page)	_	90	420	μS	

<sup>(1)</sup> Refer to Application Note (12) toward the end of this document.

## **Data Output**


When tREH is long, output buffers are disabled by /RE=High, and the hold time of data output depend on tRHOH (25ns MIN). On this condition, waveforms look like normal serial read mode.

When tREH is short, output buffers are not disabled by /RE=High, and the hold time of data output depend on tRLOH (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE, ALE, /CE or falling edge of /WE, and waveforms look like Extended Data Output Mode.




## **TIMING DIAGRAMS**

## Latch Timing Diagram for Command/Address/Data




## Command Input Cycle Timing Diagram






## Address Input Cycle Timing Diagram




## **Data Input Cycle Timing Diagram**






## Serial Read Cycle Timing Diagram




## Status Read Cycle Timing Diagram



<sup>\*: 70</sup>h/71h represents the hexadecimal number



## ECC Status Read Cycle Timing Diagram




<sup>\*:</sup> ECC Status output should be read for all 8 sector information.


<sup>\*\*: 7</sup>Ah command can be input to the device from [after RY/BY returns to High] to [before Dout or Next command input].



## Read Cycle Timing Diagram




## Read Cycle Timing Diagram: When Interrupted by CE






## Column Address Change in Read Cycle Timing Diagram (1/2)






## Column Address Change in Read Cycle Timing Diagram (2/2)



Continues from 1 of previous page




## **Data Output Timing Diagram**





## **Auto-Program Operation Timing Diagram**




: Do not input data while data is being output.


: VIH or VIL

\*) M: up to 4223













## Auto Block Erase Timing Diagram






## Multi Block Erase Timing Diagram



: Do not input data while data is being output.






Copy Back Program with Random Data Input



## **ID Read Operation Timing Diagram**





#### PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information.

#### Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the  $\overline{\rm WE}$  signal while CLE is High.

#### Address Latch Enable: ALE

The ALE signal is used to control loading address information into the internal address register. Address information is latched into the address register from the I/O port on the rising edge of  $\overline{\text{WE}}$  while ALE is High.

#### Chip Enable: CE

The device goes into a low-power Standby mode when  $\overline{CE}$  goes High during the device is in Ready state. The  $\overline{CE}$  signal is ignored when device is in Busy state ( $\overline{RY}/\overline{BY}=L$ ), such as during a Program, Erase or Read operation, and will not enter Standby mode even if the  $\overline{CE}$  input goes High.

#### Write Enable: WE

The  $\overline{\mathrm{WE}}$  signal is used to control the acquisition of data from the I/O port.

## Read Enable: RE

The  $\overline{RE}$  signal controls serial data output. Data is available trea after the falling edge of  $\overline{RE}$ . The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

## I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

#### Write Protect: WP

The  $\overline{\mathrm{WP}}$  signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when  $\overline{\mathrm{WP}}$  is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.


## Ready/Busy: RY/BY

The  $RY/\overline{BY}$  output signal is used to indicate the operating condition of the device. The  $RY/\overline{BY}$  signal is in Busy state ( $RY/\overline{BY}$  = L) during the Program, Erase and Read operations and will return to Ready state ( $RY/\overline{BY}$  = H) after completion of the operation. The output buffer for this signal is an open drain and has to be pulled-up to VCC with an appropriate resistor.



## Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 4224 bytes in which 4096 bytes are used for main memory storage and 128 bytes are for redundancy or for other uses.

1 page = 4224 bytes

1 block = 4224 bytes  $\times$  64 pages = (256K + 8K) bytes

Capacity = 4224 bytes  $\times$  64 pages  $\times$  2048 blocks

An address is read in via the I/O port over five consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

14210 117 1441 0001119							Table 1.7 Addressing							
	I/O8	1/07	1/06	I/O5	I/O4	I/O3	I/O2	I/O1						
First cycle	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0						
Second cycle	L	L	L	CA12	CA11	CA10	CA9	CA8						
Third cycle	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0						
Fourth cycle	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8						
Fifth cycle	L	L	L	L	L	L	L	PA16						

CA0 to CA12: Column address PA0 to PA5: Page address in block PA6 to PA16: Block address



## Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE,  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RE}}$  and  $\overline{\text{WP}}$  signals, as shown in Table 2.

Table 2. Logic Table

	CLE	ALE	CE	WE	RE	WP *1
Command Input	Н	L	L	7	Н	*
Data Input	L	L	L	F	Н	Н
Address Input	L	Н	L	7	Н	*
Serial Data Output	L	L	L	Н	7	*
During Program (Busy)	*	*	*	*	*	Н
During Erase (Busy)	*	*	*	*	*	Н
During Daniel (Duran)	*	*	Н	*	*	*
During Read (Busy)	*	*	L	H (*2)	H (*2)	*
Program, Erase Inhibit	*	*	*	*	*	L,
Standby	*	*	Н	*	*	0 V/Vcc

H: VIH, L: VIL, \*: VIH or VIL

<sup>\*1:</sup> Refer to Application Note (10) toward the end of this document regarding the WP signal when Program or Erase Inhibit.

<sup>\*2:</sup> If  $\overline{\sf CE}$  is low during read busy,  $\overline{\sf WE}$  and  $\overline{\sf RE}$  must be held High to avoid unintended command/address input to the device or read to device. Reset or Status Read command can be input during Read Busy.



Table 3. Command table (HEX)

	First Set	Second Set	Acceptable while Busy
Serial Data Input	80	_	
Read	00	30	
Column Address Change in Serial Data Output	05	E0	
Auto Page Program	80	10	
Column Address Change in Serial Data Input	85	_	
	80	11	
Multi Page Program	81	10	
Read for Copy-Back	00	35	
Copy-Back Program	85	10	
Auto Block Erase	60	D0	
ID Read	90	_	
Status Read	70	_	0
Status Read for Multi-Page Program or Multi Block Erase	71	_	0
ECC Status Read	7A	_	
Reset	FF	_	0

HEX data bit assignment




Table 4. Read mode operation states

	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output select	L	L	L	Н	L	Data output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active


H: V<sub>IH</sub>, L: V<sub>IL</sub>




#### **DEVICE OPERATION**

## Read Mode


Read mode is set when the "00h" and "30h" commands are issued to the Command register. Between the two commands, a start address for the Read mode needs to be issued. After initial power on sequence, "00h" command is latched into the internal command register. Therefore read operation after power on sequence is executed by the setting of only five address cycles and "30h" command. Refer to the figures below for the sequence and the block diagram (Refer to the detailed timing chart).





A data transfer operation from the cell array to the Data Cache via Page Buffer starts on the rising edge of  $\overline{WE}$  in the 30h command input cycle (after the address information has been latched). The device will be in the Busy state during this transfer period.

After the transfer period, the device returns to Ready state. Serial data can be output synchronously with the  $\overline{\text{RE}}$  clock from the start address designated in the address input cycle.







#### Multi Page Read Operation

The device has a Multi Page Read operation.

The sequence of command and address input is shown below.

Same page address (PA0 to PA5) within each district has to be selected.





The data transfer operation from the cell array to the Data Cache via Page Buffer starts on the rising edge of  $\overline{WE}$  in the 30h command input cycle (after the 2 Districts address information has been latched). The device will be in the Busy state during this transfer period.

After the transfer period, the device returns to Ready state. Serial data can be output synchronously with the  $\overline{\text{RE}}$  clock from the start address designated in the address input cycle.

ECC Status command <7Ah> can be used only for Single Page Read. It is not supported for Multi Page Read operation.



#### Internal addressing in relation with the Districts

To use Multi Page Read operation, the internal addressing should be considered in relation with the District.

- The device consists of 2 Districts.
- Each District consists of 1024 erase blocks.
- The allocation rule is follows.

District 0: Block 0, Block 2, Block 4, Block 6,..., Block 2046 District 1: Block 1, Block 3, Block 5, Block 7,..., Block 2047

#### Address input restriction for the Multi Page Read operation

There are following restrictions in using Multi Page Read;

#### (Restriction)

Maximum one block should be selected from each District.

Same page address (PA0 to PA5) within two districts has to be selected.

For example:

(60) [District 0, Page Address 0x00000] (60) [District 1, Page Address 0x00040] (30)

(60) [District 0, Page Address 0x00001] (60) [District 1, Page Address 0x00041] (30)

#### (Acceptance)

There is no order limitation of the District for the address input.

For example, following operation is accepted;

(60) [District 0] (60) [District 1] (30)

(60) [District 1] (60) [District 0] (30)

It requires no mutual address relation between the selected blocks from each District.

## Operating restriction during the Multi Page Read operation

Make sure WP is held to High level when Multi Page Read operation is performed.



#### ECC & Sector definition for ECC

Internal ECC logic generates Error Correction Code during busy time in program operation. The ECC logic manages 9bit error detection and 8bit error correction in each 528Bytes of main data and spare data. A section of main field (512Bytes) and spare field (16Bytes) are paired for ECC. During read, the device executes ECC of itself. Once read operation is executed, Status Read Command (70h) can be issued to check the read status. The read status remains until other valid commands are executed.

To use ECC function, below limitation must be considered.

- A sector is the minimum unit for program operation and the number of program per page must not exceed 4.

## 4KByte Page Assignment

1st	2nd	3rd	4th	5th	6th	7th	8th	1st	2nd	3rd	4th	5th	6th	7th	8th
Main	Spare														
512B	16B														

Note) The Internal ECC manages all data of Main area and Spare area.

#### Definition of 528Byte Sector

Sector	Column Address (Byte)						
	Main Field	Spare Field					
1st Sector	0 to 511	4,096 to 4,111					
2nd Sector	512 to 1,023	4,112 to 4,127					
3rd Sector	1,024 to 1,535	4,128 to 4,143					
4th Sector	1,536 to 2,047	4,144 to 4,159					
5th Sector	2,048 to 2,559	4,160 to 4,175					
6th Sector	2,560 to 3,071	4,176 to 4,191					
7th Sector	3,072 to 3,583	4,192 to 4,207					
8th Sector	3,584 to 4,095	4,208 to 4,223					


Note) The ECC parity code generated by internal ECC is stored in column addresses 4224-4351 and the user cannot access to these specific addresses.

While using the Partial Page Program, the user must program the data to main field and spare field simultaneously by the definition of sector.



#### Auto Page Program Operation

The device carries out an Automatic Page Program operation when it receives a "10h" Program command after the address and data have been input. The sequence of command, address and data input is shown below (Refer to the detailed timing chart).




## Random Column Address Change in Auto Page Program Operation

The column address can be changed by the 85h command during the data input sequence of the Auto Page Program operation.

the device is reached.

until success is achieved or until the maximum loop number set in

Two address input cycles after the 85h command are recognized as a new column address for the data input. After the new data is input to the new column address, the 10h command initiates the actual data program into the selected page automatically. The Random Column Address Change operation can be repeated multiple times within the same page.






#### Multi Page Program


The device has a Multi Page Program, which enables even higher speed program operation compared to Auto Page Program. The sequence of command, address and data input is shown below (Refer to the detailed timing chart).

Although two districts are programmed simultaneously, pass/fail is not available for each page by "70h" command when the program operation completes. Status bit of I/O 1 is set to "1" when any of the pages fails. Limitation in addressing with Multi Page Program is shown below.

## Multi Page Program



NOTE: Any command between 11h and 81h is prohibited except 70h and FFh.



The 71h command Status description is as below.

	STATUS	OL	JTPUT
I/O1	Chip Status : Pass/Fail	Pass: 0	Fail: 1
I/O2	District 0 Chip Status : Pass/Fail	Pass: 0	Fail: 1
I/O3	District 1 Chip Status : Pass/Fail	Pass: 0	Fail: 1
I/O4	Not Used	Ir	nvalid
I/O5	Not Used	Ir	nvalid
I/O6	Ready/Busy	Ready: 1	Busy: 0
I/O7	Ready/Busy	Ready: 1	Busy: 0
I/O8	Write Protect	Protect: 0	Not Protect: 1

I/O1 describes Pass/Fail condition of district 0 and 1(OR data of I/O2 and I/O3). If one of the districts fails during multi page program operation, it shows "Fail".

I/O2 to 3 shows the Pass/Fail condition of each district.



#### Internal addressing in relation with the Districts

To use Multi Page Program operation, the internal addressing should be considered in relation with the District.

- The device consists of 2 Districts.
- Each District consists of 1024 erase blocks.
- The allocation rule is follows.

```
District 0: Block 0, Block 2, Block 4, Block 6,..., Block 2046 District 1: Block 1, Block 3, Block 5, Block 7,..., Block 2047
```

#### Address input restriction for the Multi Page Program operation

There are following restrictions in using Multi Page Program;

#### (Restriction)

Maximum one block should be selected from each District.

Same page address (PA0 to PA5) within two districts has to be selected.

For example:

```
(80) [District 0, Page Address 0x00000] (11) (81) [District 1, Page Address 0x00040] (10) (80) [District 0, Page Address 0x00001] (11) (81) [District 1, Page Address 0x00041] (10)
```

## (Acceptance)

There is no order limitation of the District for the address input.

For example, following operation is accepted;

```
(80) [District 0] (11) (81) [District 1] (10)
```

(80) [District 1] (11) (81) [District 0] (10)

It requires no mutual address relation between the selected blocks from each District.

## Operating restriction during the Multi Page Program operation

#### (Restriction)


The operation has to be terminated with "10h" command.

Once the operation is started, no commands other than the commands shown in the timing diagram is allowed to be input except for Status Read command and reset command.




#### Auto Block Erase

The Auto Block Erase operation starts on the rising edge of  $\overline{\mathrm{WE}}$  after the Erase Start command "D0h" which follows the Erase Setup command "60h". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.



#### Multi Block Erase

The Multi Block Erase operation starts by selecting two block addresses before D0h command as in below diagram. The device automatically executes the Erase and Verify operations and the result can be monitored by checking the status by 71h status read command. For details on 71h status read command, refer to section "Multi Page Program".



#### Internal addressing in relation with the Districts

To use Multi Block Erase operation, the internal addressing should be considered in relation with the District.

- The device consists of 2 Districts.
- · Each District consists of 1024 erase blocks.
- The allocation rule is follows.

District 0: Block 0, Block 2, Block 4, Block 6,..., Block 2046 District 1: Block 1, Block 3, Block 5, Block 7,..., Block 2047

#### Address input restriction for the Multi Block Erase

There are following restrictions in using Multi Block Erase;

#### (Restriction)

Maximum one block should be selected from each District.

For example;

(60) [District 0] (60) [District 1] (D0)

#### (Acceptance)

There is no order limitation of the District for the address input.

For example, following operation is accepted;

(60) [District 1] (60) [District 0] (D0)

It requires no mutual address relation between the selected blocks from each District.


Make sure to terminate the operation with D0h command. If the operation needs to be terminated before D0h command input, input the FFh reset command to terminate the operation.



#### READ FOR COPY-BACK WITH DATA OUTPUT TIMING GUIDE


Copy-Back operation is a sequence execution of Read for Copy-Back and of copy-back program with the destination page address. A read operation with "35h" command and the address of source page moves the whole 4224 bytes data into the internal data buffer. Bit errors are checked by sequential reading the data or by reading the status in read after read busy time (tR) to check if uncorrectable error occurs. In the case where there is no bit error or no uncorrectable error, the data don't need to be reloaded. Therefore Copy-Back program operation is initiated by issuing Page-Copy Data-Input command (85h) with destination page address. Actual programming operation begins after Program Confirm command (10h) is issued. Once the program process starts, the Status Read command (70h) may be entered to read the status register. The system controller can detect the completion of a program cycle by monitoring the RY/BY output, or the Status Bit (I/O7) of the Status Register. When the Copy-Back Program is complete, the Write Status Bit (I/O1) may be checked. The command register remains in Status Read mode until another valid command is written to the command register. During copy-Back program, data modification is possible using random data input command (85h) as shown below.

## **Page Copy-Back Program Operation**



NOTE: 1. Copy-Back Program operation is allowed only within the same district.

#### Page Copy-Back Program Operation with Random Data Input





## **ID Read**

The device contains ID codes which can be used to identify the device type, the manufacturer, and features of the device. The ID codes can be read out under the following timing conditions:




Table 5. Code table

	Description	I/O8	1/07	1/06	I/O5	1/04	I/O3	I/O2	I/O1	Hex Data
1st Data	Maker Code	1	0	0	1	1	0	0	0	98h
2nd Data	Device Code	1	1	0	1	1	1	0	0	DCh
3rd Data	Chip Number, Cell Type	1	0	0	1	0	0	0	0	90h
4th Data	Page Size, Block Size	0	0	1	0	0	1	1	0	26h
5th Data	District Number	1	1	1	1	0	1	1	0	F6h

#### 3rd Data

	Description	I/O8	1/07	1/06	I/O5	1/04	I/O3	1/02	I/O1
Internal Chip Number	1 2 4 8							0 0 1 1	0 1 0 1
Cell Type	2 level cell 4 level cell 8 level cell 16 level cell					0 0 1 1	0 1 0 1		
Reserved		1	0	0	1				



## 4th Data

	Description	I/O8	1/07	I/O6	I/O5	1/04	I/O3	1/02	I/O1
Page Size (without redundant area)	1 KB 2 KB 4 KB 8 KB							0 0 1 1	0 1 0 1
Block Size (without redundant area)	64 KB 128 KB 256 KB 512 KB			0 0 1 1	0 1 0 1				
I/O Width	x8 x16		0 1						
Reserved		0				0	1		

## 5th Data

	Description	I/O8	1/07	1/06	I/O5	1/04	I/O3	I/O2	I/O1
District Number	1 District 2 District 4 District 8 District					0 0 1 1	0 1 0 1		
ECC engine on chip	With ECC engine	1							
Reserved			1	1	1			1	0



#### Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass /fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port using  $\overline{\text{RE}}$  after a "70h" command input. The Status Read can also be used during a Read operation to monitor the Ready/Busy status and to find out the ECC result (pass/fail). The resulting information is outlined in Table 6.

Table 6. Status output table

	Definition	Page Program	Block Erase	Read
I/O1	Chip Status Pass: 0 Fail: 1	Pass/Fail	Pass/Fail	Pass/Fail(Uncorrectable)
I/O2	Not Used	Invalid	Invalid	Invalid
I/O3	Not Used	0	0	0
I/O4	Chip Read Status Normal or uncorrectable: 0 Recommended to rewrite: 1	0	0	Normal or uncorrectable / Recommended to rewrite
I/O5	Not Used	0	0	0
I/O6	Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
1/07	Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
I/O8	Write Protect Not Protected :1 Protected: 0	Write Protect	Write Protect	Write Protect

The Pass/Fail status on I/O1 is only valid during a Program/Erase/Read operation when the device is in the Ready state.



#### **ECC Status Read**

The ECC Status Read function is used to monitor the Error Correction Status. The device can correct up to 8bit errors.

ECC can be performed on the NAND Flash main and spare areas. The ECC Status Read function can also show the number of errors in a sector as a result of an ECC check in during a read operation.

8	7	6	5	4	3	2	I/O1
Sector Information				ECC S	Status		

#### **ECC Status**

I/O4 to I/O1	ECC Status
0000	No Error
0001	1bit error(Correctable)
0010	2bit error(Correctable)
0011	3bit error(Correctable)
0100	4bit error(Correctable)
0101	5bit error(Correctable)
0110	6bit error(Correctable)
0111	7bit error(Correctable)
1000	8bit error(Correctable)
1111	Uncorrectable Error

#### **Sector Information**

I/O8 to I/O5	Sector Information
0000	1st Sector (Main and Spare area)
0001	2nd Sector (Main and Spare area)
0010	3rd Sector (Main and Spare area)
0011	4th Sector (Main and Spare area)
0100	5th Sector (Main and Spare area)
0101	6th Sector (Main and Spare area)
0110	7th Sector (Main and Spare area)
0111	8th Sector (Main and Spare area)
Other	Reserved




## Reset

The Reset mode stops all operations. For example, in case of a Program or Erase operation, the internally generated voltage is discharged to 0 volt and the device enters the Wait state.


The response to a "FFh" Reset command input during the various device operations is as follows:

# When a Reset (FFh) command is input during Program operation







#### When a Reset (FFh) command is input during Erase operation




## When a Reset (FFh) command is input during Read operation




## When a Reset (FFh) command is input during Ready



#### When a Status Read command (70h) is input after a Reset



## When two or more Reset commands are input in succession






## **APPLICATION NOTES AND COMMENTS**

#### (1) Power-on/off sequence

The timing sequence shown in the figure below is necessary for the power-on/off sequence.

The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence. During the initialization the device Ready/Busy signal indicates the Busy state as shown in the figure below. In this time period, the acceptable commands are FFh or 70h.

The  $\overline{WP}$  signal is useful for protecting against data corruption at power-on/off.



## (2) Power-on Reset

The following sequence is necessary because some input signals may not be stable at power-on.



#### (3) Prohibition of unspecified commands

The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.


#### (4) Restriction of commands while in the Busy state

During the Busy state, do not input any command except 70h,71h and FFh.




#### (5) Acceptable commands after Serial Input command "80h"

Once the Serial Input command "80h" has been input, do not input any command other than the Column Address Change in Serial Data Input command "85h", Auto Program command "10h", Multi Page Program command "11h" or the Reset command "FFh".




If a command other than "85h", "10h", "11h" or "FFh" is input, the Program operation is not performed and the device operation is set to the mode which the input command specifies.



#### (6) Addressing for program operation


Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.



# Ex.) Random page program (Prohibition) DATA IN: Data (1) Data register Page 0 Page 1 Page 2 (32) Page 2 (3) Page 31 (1) Page 63 (64)




# (7) Status Read during a Read operation




The device status can be read out by inputting the Status Read command "70h" in Read mode. Once the device has been set to Status Read mode by a "70h" command, the device will not return to Read mode unless the Read command "00h" is input during [A]. If the Read command "00h" is input during [A], Status Read mode is reset, and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary.

#### (8) Auto programming failure




# (9) RY / $\overline{\rm BY}$ : termination for the Ready/Busy pin (RY / $\overline{\rm BY}$ )

A pull-up resistor needs to be used for termination because the  $RY/\overline{BY}$  buffer consists of an open drain circuit.



This data may vary from device to device. We recommend that you use this data as a reference when selecting a resistor value.







# (10) Note regarding the $\overline{\mathrm{WP}}$ signal

The Erase and Program operations are automatically reset when  $\overline{WP}$  goes Low. The operations are enabled and disabled as follows:


#### **Enable Programming**




#### **Disable Programming**



#### Enable Erasing




#### Disable Erasing





# (11) When six address cycles are input

Although the device may read in a sixth address, it is ignored inside the chip.






(12) Several programming cycles on the same page (Partial Page Program)

ECC Parity Code is generated during program operation on Main area (512 byte) + Spare area (16byte). While using the Partial Page Program, the user must program the data to main field and spare field simultaneously by the definition of sector in section "ECC & Sector definition for ECC".


For example, each segment can be programmed individually as follows:





#### (13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



Please do not perform an erase operation to bad blocks. It may be impossible to recover the bad block information if the information is erased.

Check if the device has any bad blocks after installation into the system. Refer to the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.

A bad block does not affect the performance of good blocks because it is isolated from the bit lines by select gates.

The number of valid blocks over the device lifetime is as follows:


	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	2008	_	2048	Blocks

## **Bad Block Test Flow**

Regarding invalid blocks, bad block mark is in whole pages.

Please read one column of any page in each block. If the data of the column is 00 (Hex), define the block as a bad block.

For Bad Block Test Flow, during Read Check, regardless of Status Read result (ECC Pass or Fail), use the read data value to make judgement for Bad Block.



\*1: No erase operation is allowed to detected bad blocks.



(14) Failure phenomena for Program, Erase and Read operations


The device may fail during a Program, Erase or Read operation.

The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE		
Block	Erase Failure	Status Read after Erase → Block Replacement		
Page	Programming Failure	Status Read after Program → Block Replacement		
Read	9bit Failure (uncorrectable error)	Check the ECC correction status by Status Read or ECC Status Read and take appropriate measures such as rewrite in consideration of Wear Leveling before uncorrectable ECC error occurs.		

- ECC: Error Correction Code. 8 bit correction per 528Bytes is executed in a device.
- Block Replacement

#### **Program**



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

#### Erase

When an error occurs during an Erase operation, prevent future accesses to this bad block (by creating a table within the system or by using another appropriate scheme).

(15) Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.



#### (16) Reliability Guidance

This reliability guidance is intended to notify some guidance related to using NAND Flash with 8 bit ECC for each 512 bytes. NAND Flash memory cells are gradually worn out and the reliability level of memory cells is degraded by repeating Write and Erase operation of '0' data in each block. For detailed reliability data, please refer to the reliability note for each product.

Although random bit errors may occur during use, it does not necessarily mean that a block is bad. Generally, a block should be marked as bad when a program status failure or erase status failure is detected.

The reliability of NAND Flash memory cells during the actual usage on system level depends on the usage and environmental conditions. TOSHIBA MEMORY adopts the checker pattern data, 0x55 & 0xAA for alternative Write/Erase cycles, for the reliability test.


#### Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a Status Read after either an Auto Program or Auto Block Erase operation. The cumulative bad block count will increase along with the number of Write/Erase cycles.

#### Data Retention

The data in NAND Flash memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again. Data Retention time is generally influenced by the number of Write/Erase cycles and temperature.

Here is the combined characteristics image of Write/Erase Endurance and Data Retention.



#### Read Disturb

A Read operation may disturb the data in NAND Flash memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again. Read Disturb capability is generally influenced by the number of Write/Erase cycles.




#### (17) NAND Management

NAND Management such as Bad Block Management, ECC treatment and Wear Leveling, but not limited to these treatments, should be recognized and incorporated in the system design.

ECC treatment for read data is mandatory against random bit errors, and host should monitor ECC status to take appropriate measures such as rewrite in consideration of Wear Leveling before uncorrectable Error occurs. To realize robust system design, generally it is necessary to prevent the concentration of Write/Erase cycles at the specific blocks by adopting Wear Leveling which manages to distribute Write/Erase cycles evenly among NAND Flash memory. And also it is necessary to avoid dummy '0' data write, e.g. '0' data padding, which accelerate block endurance degradation.

Continuous Write and Erase cycling with high percentage of '0' bits in data pattern can lead to faster block endurance degradation.

#### Example: NAND cell array with '0' data padding




(a) Accelerate block endurance degradation by fixed dummy "0" data write

(b) "1" data for Remaining area (Recommended)



# **Package Dimensions**



Weight: 0.53 g (typ.)



# **Revision History**

Date	Rev.	Description
2013-03-15	0.10	Preliminary version
2013-07-05	1.00	Deleted TENTATIVE notation. Clarification for the Package Weight.
2018-06-01	1.10	Corrected typo, and described some notes.
		Attached Reliability Guidance and NAND Management.
		Changed "RESTRICTIONS ON PRODUCT USE".



#### RESTRICTIONS ON PRODUCT USE

Toshiba Memory Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "Reliability Information" in Toshiba Memory Corporation's website and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications; including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
  EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY
  CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
  ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation,
  equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment,
  equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or
  explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE,
  TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our
  website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any
  infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any
  intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
  PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
  INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING
  WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2)
  DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR
  INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
  ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for
  the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass
  destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations
  including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export
  and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and
  regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
  use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including
  without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT
  OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

# TOSHIBA MEMORY CORPORATION

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NAND Flash category:

Click to view products by Kioxia America manufacturer:

Other Similar products are found below:

TC58BVG1S3HBAI6 EAN62827101 TC58NVG1S3HBAI4 MT29F256G08AUCABH3-10ITZ:A MT29F64G08AECABH1-10ITZ:A TH58NVG2S3HBAI4 S99ML04G10019 W29N02KVSIAF MT29F4G01ABAFDWB-IT:F MT29F8G01ADAFD12-IT:F TR W25N01JWSFIT AS5F34G04SND-08LIN AS5F14G04SND-10LIN AS5F32G04SND-08LIN AS5F12G04SND-10LIN AS5F31G04SND-08LIN AS5F18G04SND-10LIN W25N02JWTBIF S34ML08G301TF1000 W25N02JWZEIC W25N02JWSFIF AS5F38G04SND-08LIN AT45DQ161-SSHF-B GD25D10BTIGR SST26WF080B-104I/MF SST26WF016B-104I/MF SST26VF064B-104I/SO SST25VF512A-33-4I-SAE MT29F128G08AJAAAWP-ITZ:A MT29F2G08ABBEAH4-IT:E MT29F32G08CBADAWP:D SST26WF040B-104I/SN SST25VF512A-33-4C-SAE SST25VF040B-50-4I-S2AE SST25VF010A-33-4I-SAE SST25LF020A-33-4I-SAE GD25Q16CSIGTR SST25WF080B-40I/SN AT17F16-30CU IS34ML01G084-TLI S34ML08G101BHA000 S34ML16G202BHI000 TH58NYG3S0HBAI4 S34MS16G202BHI000 IS37SML01G1-LLI IS34MW01G164-BLI IS34ML01G084-BLI IS34ML01G081-BLI S34ML01G100TFB000