

## GAL®16LV8C/D Device Datasheet

June 2010

# **All Devices Discontinued!**

Product Change Notifications (PCNs) have been issued to discontinue all devices in this data sheet.

The original datasheet pages have not been modified and do not reflect those changes. Please refer to the table below for reference PCN and current product status.

Product Line	Ordering Part Number	Product Status	Reference PCN
	GAL16LV8C-7LJ		PCN#06-07
	GAL16LV8C-7LJN		<u>1 CIN#00-07</u>
GAL16LV8C	GAL16LV8C-10LJ		
GALTOLVOC	GAL16LV8C-10LJN		
	GAL16LV8C-15LJ	Discontinued	
	GAL16LV8C-15LJN	Discontinued	PCN#09-10
	GAL16LV8D-3LJ		<u>PCN#09-10</u>
GAL16LV8D	GAL16LV8D-3LJN		
	GAL16LV8D-5LJ		
	GAL16LV8D-5LJN		





## GAL16LV8

Low Voltage E<sup>2</sup>CMOS PLD Generic Array Logic™

### **Features**

- HIGH PERFORMANCE E2CMOS® TECHNOLOGY
  - 3.5 ns Maximum Propagation Delay
- Fmax = 250 MHz
- 2.5 ns Maximum from Clock Input to Data Output
- UltraMOS® Advanced CMOS Technology
- 3.3V LOW VOLTAGE 16V8 ARCHITECTURE
- JEDEC-Compatible 3.3V Interface Standard
- 5V Compatible Inputs
- I/O Interfaces with Standard 5V TTL Devices (GAL16LV8C)
- ACTIVE PULL-UPS ON ALL PINS (GAL16LV8D Only)
- E<sup>2</sup> CELL TECHNOLOGY
  - Reconfigurable Logic
  - Reprogrammable Cells
  - 100% Tested/100% Yields
  - High Speed Electrical Erasure (<100ms)</li>
  - 20 Year Data Retention
- EIGHT OUTPUT LOGIC MACROCELLS
  - Maximum Flexibility for Complex Logic Designs
  - Programmable Output Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS
  - 100% Functional Testability
- APPLICATIONS INCLUDE:
  - Glue Logic for 3.3V Systems
  - DMA Control
  - State Machine Control
  - High Speed Graphics Processing
  - Standard Logic Speed Upgrade
- ELECTRONIC SIGNATURE FOR IDENTIFICATION
- LEAD-FREE PACKAGE OPTIONS


### Description

The GAL16LV8D, at 3.5 ns maximum propagation delay time, provides the highest speed performance available in the PLD market. The GAL16LV8C can interface with both 3.3V and 5V signal levels. The GAL16LV8 is manufactured using Lattice Semiconductor's advanced 3.3V E<sup>2</sup>CMOS process, which combines CMOS with Electrically Erasable (E<sup>2</sup>) floating gate technology. High speed erase times (<100ms) allow the devices to be reprogrammed quickly and efficiently.

The 3.3V GAL16LV8 uses the same industry standard 16V8 architecture as its 5V counterpart and supports all architectural features such as combinatorial or registered macrocell operations.


Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

### Functional Block Diagram



### **Pin Configuration**

### **PLCC**



Copyright © 2004 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

1

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com

August 2004

16lv8\_05



## **GAL16LV8 Ordering Information**

# Conventional Packaging Commercial Grade Specifications

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
3.5	3	2.5	70	GAL16LV8D-3LJ	20-Lead PLCC
5	4	3	70	GAL16LV8D-5LJ	20-Lead PLCC
7.5	6	5	65	GAL16LV8C-7LJ <sup>1</sup>	20-Lead PLCC
10	7	7	65	GAL16LV8C-10LJ	20-Lead PLCC
15	12	10	65	GAL16LV8C-15LJ	20-Lead PLCC


### **Lead-Free Packaging**

### **Commercial Grade Specifications**

Tpd (ns)	Tsu (ns)	Tco (ns)	Icc (mA)	Ordering #	Package
3.5	3	2.5	70	GAL16LV8D-3LJN	Lead-Free 20-Lead PLCC
5	4	3	70	GAL16LV8D-5LJN	Lead-Free 20-Lead PLCC
7.5	6	5	65	GAL16LV8C-7LJN <sup>1</sup>	Lead-Free 20-Lead PLCC
10	7	7	65	GAL16LV8C-10LJN	Lead-Free 20-Lead PLCC
15	12	10	65	GAL16LV8C-15LJN	Lead-Free 20-Lead PLCC

<sup>1.</sup> Discontinued per PCN #06-07. Contact Rochester Electronics for available inventory.

## **Part Number Description**



### **Output Logic Macrocell (OLMC)**

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three global OLMC configuration modes possible: simple, complex, and registered. Details of each of these modes are illustrated in the following pages. Two global bits, SYN and ACO, control the mode configuration for all macrocells. The XOR bit of each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL16LV8. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits.

The following is a list of the PAL architectures that the GAL16LV8 can emulate. It also shows the OLMC mode under which the GAL16LV8 emulates the PAL architecture.

PAL Architectures Emulated by GAL16LV8	GAL16LV8 Global OLMC Mode
16R8	Registered
16R6	Registered
16R4	Registered
16RP8	Registered
16RP6	Registered
16RP4	Registered
16L8	Complex
16H8	Complex
16P8	Complex
401.0	Circula.
10L8 12L6	Simple
12L6 14L4	Simple
16L2	Simple
	Simple
10H8	Simple
12H6	Simple
14H4	Simple
16H2	Simple
10P8	Simple
12P6	Simple
14P4	Simple
16P2	Simple

### Compiler Support for OLMC

Software compilers support the three different global OLMC modes as different device types. These device types are listed in the table below. Most compilers have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. The different device types listed in the table can be used to override the automatic device selection by the software. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode. In **registered mode** pin 1 and pin 11 are permanently configured

as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In complex mode pin 1 and pin 11 become dedicated inputs and use the feedback paths of pin 19 and pin 12 respectively. Because of this feedback path usage, pin 19 and pin 12 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins (pins 15 and 16) will not have the feedback option as these pins are always configured as dedicated combinatorial output.

	Registered	Complex	Simple	Auto Mode Select
ABEL	P16V8R	P16V8C	P16V8AS	P16V8
CUPL	G16V8MS	G16V8MA	G16V8AS	G16V8
LOG/iC	GAL16V8_R	GAL16V8_C7	GAL16V8_C8	GAL16V8
OrCAD-PLD	"Registered"1	"Complex"1	"Simple"1	GAL16V8A
PLDesigner	P16V8R <sup>2</sup>	P16V8C <sup>2</sup>	P16V8C <sup>2</sup>	P16V8A
TANGO-PLD	G16V8R	G16V8C	G16V8AS <sup>3</sup>	G16V8

- 1) Used with Configuration keyword.
- 2) Prior to Version 2.0 support.
- 3) Supported on Version 1.20 or later.

### **Registered Mode**

In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions.


Architecture configurations available in this mode are similar to the common 16R8 and 16RP4 devices with various permutations of polarity, I/O and register placement.

All registered macrocells share common clock and output enable control pins. Any macrocell can be configured as registered or I/O. Up to eight registers or up to eight I/Os are possible in this mode.

Dedicated input or output functions can be implemented as subsets of the I/O function.


Registered outputs have eight product terms per output. I/Os have seven product terms per output.

The JEDEC fuse numbers, including the User Electronic Signature (UES) fuses and the Product Term Disable (PTD) fuses, are shown on the logic diagram on the following page.



### Registered Configuration for Registered Mode

- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this output configuration.
- Pin 1 controls common CLK for the registered outputs.
- Pin 11 controls common  $\overline{OE}$  for the registered outputs.
- Pin 1 & Pin 11 are permanently configured as CLK &
- OE for registered output configuration.




#### Combinatorial Configuration for Registered Mode

- SYN=0.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this output configuration.
- Pin 1 & Pin 11 are permanently configured as CLK & OE for registered output configuration.

Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



## Registered Mode Logic Diagram





### **Complex Mode**

In the Complex mode, macrocells are configured as output only or I/O functions.


Architecture configurations available in this mode are similar to the common 16L8 and 16P8 devices with programmable polarity in each macrocell.

Up to six I/Os are possible in this mode. Dedicated inputs or outputs can be implemented as subsets of the I/O function. The two outer most macrocells (pins 12 & 19) do not have input capability. De-

signs requiring eight I/Os can be implemented in the Registered mode

All macrocells have seven product terms per output. One product term is used for programmable output enable control. Pins 1 and 11 are always available as data inputs into the AND array.

The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page.



#### Combinatorial I/O Configuration for Complex Mode

- SYN=1
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 13 through Pin 18 are configured to this function.




#### Combinatorial Output Configuration for Complex Mode

- SYN=1.
- AC0=1.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1.
- Pin 12 and Pin 19 are configured to this function.

Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



## Complex Mode Logic Diagram



### **Simple Mode**


In the Simple mode, macrocells are configured as dedicated inputs or as dedicated, always active, combinatorial outputs.

Architecture configurations available in this mode are similar to the common 10L8 and 12P6 devices with many permutations of generic output polarity or input choices.

All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each output has programmable polarity.


Pins 1 and 11 are always available as data inputs into the AND array. The center two macrocells (pins 15 & 16) cannot be used as input or I/O pins, and are only available as dedicated outputs.

The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram.




# Combinatorial Output with Feedback Configuration for Simple Mode

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this configuration.
- All OLMC except pins 15 & 16 can be configured to this function.



#### Combinatorial Output Configuration for Simple Mode

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=0 defines this configuration.
- Pins 15 & 16 are permanently configured to this function.




#### **Dedicated Input Configuration for Simple Mode**

- SYN=1.
- AC0=0.
- XOR=0 defines Active Low Output.
- XOR=1 defines Active High Output.
- AC1=1 defines this configuration.
- All OLMC **except** pins 15 & 16 can be configured to this function.

Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



## Simple Mode Logic Diagram





### **Absolute Maximum Ratings**(1)

Supply voltage V <sub>cc</sub>	0.5 to +4.6V
Input voltage applied	0.5 to +5.6V
I/O voltage applied	0.5 to +4.6V
Off-state output voltage applied	0.5 to +4.6V
Storage Temperature	65 to 150°C
Ambient Temperature with	
Power Applied	55 to 125°C

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## **Recommended Operating Conditions**

#### **Commercial Devices:**

Ambient Temperature (T <sub>A</sub> )	0 to 75°C
Supply voltage (V <sub>CC</sub> )	
with Respect to Ground	+3.0 to +3.6V



### **DC Electrical Characteristics**

#### Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.3	MAX.	UNITS
VIL	Input Low Voltage		Vss - 0.3	_	0.8	V
<b>V</b> IH	Input High Voltage		2.0	ı	5.25	٧
	I/O High Voltage		2.0	1	Vcc+0.5	<b>V</b>
IIL¹	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	_	1	-100	μΑ
Iн	Input or I/O High Leakage Current	$(Vcc-0.2)V \le Vin \le Vcc$	_	_	10	μΑ
	Input High Leakage Current	Vcc ≤ VIN ≤ 5.25V	_	-	10	μΑ
	I/O High Leakage Current	VCC ≤ VIN≤ 4.6V	_	_	20	mA
<b>V</b> OL	Output Low Voltage	IOL = MAX. Vin = VIL or VIH	_	_	0.4	٧
		$lol = 500 \mu A Vin = Vil or Vih$	_	_	0.2	٧
<b>V</b> OH	Output High Voltage	IOH = MAX. Vin = VIL or VIH	2.4	_	_	V
		Іон = -100μA Vin = V <sub>I</sub> L or V <sub>I</sub> H	<b>V</b> cc-0.2V	_	_	V
<b>I</b> OL	Low Level Output Current		_	_	8	mA
<b>І</b> он	High Level Output Current		_	_	-8	mA
los <sup>2</sup>	Output Short Circuit Current	<b>V</b> cc = 3.3V <b>V</b> out = 0.5V T <sub>A</sub> = 25°C	-15	_	-80	mA

### **COMMERCIAL**

Icc	Operating Power	V <sub>IL</sub> = 0V V <sub>IH</sub> = 3.0V Unused Inputs at V <sub>IL</sub>	_	45	70	mA
	Supply Current	ftoggle = 1MHz Outputs Open				

<sup>1)</sup> The leakage current is due to the internal pull-up resistor on all pins. See Input Buffer section for more information.

<sup>2)</sup> One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems caused by tester ground degradation. Characterized but not 100% tested.

<sup>3)</sup> Typical values are at Vcc = 3.3V and T<sub>A</sub> = 25 °C

## **AC Switching Characteristics**

### **Over Recommended Operating Conditions**

			C	MC	CC	MC	
DADAMETED	TEST	DESCRIPTION		-3		-5	
PARAMETER	COND <sup>1</sup> .			MAX.	MIN.	MAX.	UNITS
<b>t</b> pd <sup>2</sup>	Α	Input or I/O to Combinational Output	1	3.5	1	5	ns
tco <sup>2</sup>	Α	Clock to Output Delay	1	2.5	1	3	ns
<b>t</b> cf <sup>3</sup>	_	Clock to Feedback Delay		2	_	2	ns
<b>t</b> su	_	Setup Time, Input or Feedback before Clock↑	3	_	4	-	ns
<b>t</b> h	_	Hold Time, Input or Feedback after Clock↑	0		0	_	ns
	А	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	180		142.8	-	MHz
<b>f</b> max⁴	А	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	200	-	166	_	MHz
	А	Maximum Clock Frequency with No Feedback	250	-	166	_	MHz
<b>t</b> wh⁴	_	Clock Pulse Duration, High	2	_	3	_	ns
<b>t</b> wl⁴	_	Clock Pulse Duration, Low	2	_	3	_	ns
<b>t</b> en	В	Input or I/O to Output Enabled	_	4.5	_	6	ns
	В	OE to Output Enabled	_	3.5	_	5	ns
<b>t</b> dis	С	Input or I/O to Output Disabled	_	4.5	_	6	ns
	С	OE to Output Disabled	_	3.5	_	5	ns

- 1) Refer to Switching Test Conditions section.
- 2) Minimum values for tpd and tco are not 100% tested but established by characterization.
- 3) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.
- 4) Refer to fmax Descriptions section. Characterized but not 100% tested.

## Capacitance $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C <sub>i</sub>	Input Capacitance	5	pF	$V_{CC} = 3.3V, V_{I} = 0V$
C <sub>I/O</sub>	I/O Capacitance	5	pF	$V_{CC} = 3.3V, V_{I/O} = 0V$



## Absolute Maximum Ratings(1)

Supply voltage V <sub>cc</sub>	0.5 to +5.6V
Input voltage applied	0.5 to +5.6V
Off-state output voltage applied	0.5 to +5.6V
Storage Temperature	65 to 150°C
Ambient Temperature with	
Power Applied	–55 to 125°C

1.Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## **Recommended Operating Conditions**

#### **Commercial Devices:**

Ambient Temperature (T <sub>A</sub> )	0 to 75°C
Supply voltage (V <sub>cc</sub> )	
with Respect to Ground	. +3.0 to +3.6V

## **DC Electrical Characteristics**

#### Over Recommended Operating Conditions (Unless Otherwise Specified)

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.²	MAX.	UNITS
VIL	Input Low Voltage		Vss - 0.5	_	0.8	V
<b>V</b> IH	Input High Voltage		2.0		5.25	V
lı∟	Input or I/O Low Leakage Current	0V ≤ VIN ≤ VIL (MAX.)	_	_	-10	μΑ
<b>I</b> ін	Input or I/O High Leakage Current	(Vcc - 0.2)V ≤ VIN ≤ Vcc	_	_	10	μΑ
		<b>V</b> CC ≤ <b>V</b> IN ≤ 5.25 <b>V</b>	_		30	mA
<b>V</b> OL	Output Low Voltage	IoL = MAX. Vin = V <sub>IL</sub> or V <sub>IH</sub>	_		0.4	V
			_	_	0.2	V
<b>V</b> OH	Output High Voltage	Ioh = MAX. Vin = VIL or VIH	2.4	_	_	V
		<b>I</b> OH = -500 μA <b>V</b> in = <b>V</b> IL or <b>V</b> IH	Vcc-0.45	_	_	V
		<b>l</b> oн = -100 μΑ <b>V</b> in = <b>V</b> ι∟ or <b>V</b> ιн	Vcc-0.2	_	_	V
<b>I</b> OL	Low Level Output Current		_	_	8	mA
<b>І</b> он	High Level Output Current		_	_	-4	mA
los¹	Output Short Circuit Current	<b>V</b> cc = 3.3V <b>V</b> out = 0.5V <b>T</b> A = 25°C	-10	_	-60	mA

## COMMERCIAL

<b>I</b> cc	Operating Power	<b>V</b> <sub>IL</sub> = 0.0V <b>V</b> <sub>IH</sub> = 3.0V	_	45	65	mA
	Supply Current	f <sub>toggle</sub> = 1MHz Outputs Open				

<sup>1)</sup> One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

<sup>2)</sup> Typical values are at Vcc = 3.3V and  $T_A = 25$  °C



## **AC Switching Characteristics**

### Over Recommended Operating Conditions (Unless Otherwise Specified)

			CC	M	CC	MC	CC	M	
DAD AMETED	TEST	DESCRIPTION	-7		-1	0	-15		UNITS
PARAMETER COND		BEGONI TION	MIN. MAX.		MIN.	MAX.			UNITS
<b>t</b> pd <sup>2</sup>	Α	Input or I/O to Combinational Output	1	7.5	1	10	1	15	ns
tco <sup>2</sup>	Α	Clock to Output Delay	1	5	1	7	1	10	ns
<b>t</b> cf <sup>3</sup>	_	Clock to Feedback Delay	<b>7</b> —	4	)-)	5	_	8	ns
<b>t</b> su	_	Setup Time, Input or Feedback before Clock↑	6	4	7	-	12	1	ns
<b>t</b> h	_	Hold Time, Input or Feedback after Clock↑	0		0		0		ns
	А	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	90.9	_	71.4		45.5		MHz
<b>f</b> max⁴	Α	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	100	- `	83.3	-	50	_	MHz
A Maximum Clock Frequency with No Feedback		100		83.3	-	62.5	_	MHz	
<b>t</b> wh	_	Clock Pulse Duration, High	5		6	_	8	_	ns
<b>t</b> wl	_	Clock Pulse Duration, Low	5	_	6	_	8	_	ns
<b>t</b> en	В	Input or I/O to Output Enabled		9	_	10	_	15	ns
	В	B OE to Output Enabled		6	_	8	_	15	ns
<b>t</b> dis	С	Input or I/O to Output Disabled	_	9	_	10	_	15	ns
	С	OE to Output Disabled	_	6	_	8	_	15	ns


- 1) Refer to **Switching Test Conditions** section.
- 2) Minimum values for tpd and tco are not 100% tested but established by characterization.
- 3) Calculated from fmax with internal feedback. Refer to fmax Descriptions section.
- 4) Refer to fmax Descriptions section. Characterized but not 100% tested.

## Capacitance $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
Cı	Input Capacitance	8	pF	$V_{CC} = 3.3V, V_{I} = 0V$
C <sub>I/O</sub>	I/O Capacitance	8	pF	$V_{CC} = 3.3V, V_{I/O} = 0V$




## **Switching Waveforms**






## fmax Descriptions




#### fmax with External Feedback 1/(tsu+tco)

**Note:** fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

Note: fmax with no feedback may be less than 1/(twh+twl). This is to allow for a clock duty cycle of other than 50%.



## fmax with Internal Feedback 1/(tsu+tcf)


**Note:** tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.

## **GAL16LV8D: Switching Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	1.5ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

#### **GAL16LV8D Output Load Conditions (see figure)**

Tes	Test Condition		CL
Α		50Ω	35pF
В	High Z to Active High at 1.9V	50Ω	35pF
	High Z to Active Low at 1.0V	50Ω	35pF
С	Active High to High Z at 1.9V	50Ω	35pF
	Active Low to High Z at 1.0V	50Ω	35pF



\*C, INCLUDES TEST FIXTURE AND PROBE CAPACITANCE


## **GAL16LV8C: Switching Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	1.5ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

3-state levels are measured 0.5V from steady-state active level.

### GAL16LV8C Output Load Conditions (see figure)

Tes	t Condition	R <sub>1</sub>	R <sub>2</sub>	CL
Α		316Ω	348Ω	35pF
В	Active High	$316\Omega$	348Ω	35pF
	Active Low	316Ω	348Ω	3 <mark>5p</mark> F
С	Active High	316Ω	348Ω	5pF
	Active Low	316Ω	348Ω	5pF



 $^{\star}\text{C}_{\, \text{L}}$  INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



### **Electronic Signature**

An electronic signature is provided in every GAL16LV8 device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature is included in checksum calculations. Changing the electronic signature will alter the checksum.

### **Security Cell**

A security cell is provided in the GAL16LV8 devices to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The Electronic Signature is always available to the user, regardless of the state of this control cell.

### **Latch-Up Protection**

GAL16LV8 devices are designed with an on-board charge pump to negatively bias the substrate. The negative bias minimizes the potential of latch-up caused by negative input undershoots.

### **Device Programming**

GAL devices are programmed using a Lattice Semiconductor-approved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

## **Output Register Preload**

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because, in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.


GAL16LV8 devices include circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing text vectors perform output register preload automatically.

### Input Buffers


GAL16LV8 devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

The GAL16LV8D input and I/O pins have built-in active pull-ups. As a result, unused inputs and I/O's will float to a TTL "high" (logical "1"). Lattice Semiconductor recommends that all unused inputs and tri-stated I/O pins be connected to another active input,  $V_{\rm CC}$ , or Ground. Doing this will tend to improve noise immunity and reduce I<sub>CC</sub> for the device.

#### Typical Input Pull-up Characteristic (GAL16LV8D)



### **Power-Up Reset**



Circuitry within the GAL16LV8 provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr,  $1\mu s$  MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. Because of the asynchronous nature of system power-up, some

**Typical Input** 

conditions must be met to provide a valid power-up reset of the device. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.


**Typical Output** 


### Input/Output Equivalent Schematics PIN Feedback Active Pull-up Circuit Active Pull-up Circuit (GAL16LV8D Only) (GAL16LV8D Only) Vcc Tri-State Vref Vref Control ESD Protection Circuit PIN Data PIN Output **ESD** Protection Circuit Feedback (To Input Buffer) Typ. Vref = Vcc Typ. Vref = Vcc








## **GAL16LV8D: Typical AC and DC Characteristic Diagrams**

































## GAL16LV8D: Typical AC and DC Characteristic Diagrams

3.60







1.10 0.05 0.95 0.95

3.30


Supply Voltage (V)


0.85


3.00


3.15

Normalized Icc vs Vcc


















## **GAL16LV8C: Typical AC and DC Characteristic Diagrams**



































## GAL16LV8C: Typical AC and DC Characteristic Diagrams




















## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Lattice manufacturer:

Other Similar products are found below:

LCMXO2280C-L-EV LFE3-17EA-USB3-EVN LFXP2-40E-5FN484I LFXP2-8E-5FTN256I ICE40LM4K-S-EVN ICE40LP8K-USBC-EVN ispPAC-POWR6AT6-01SN32I LC4064ZE-7MN64C LC4384V-75TN176I LCMXO1200E-3FT256C LCMXO2280C-4TN144I LFE2-20E-5FN484C LFXP2-17E-5F484C PACPOWR607-P-EVN LC4064C-5TN100C ISPPAC-POWR1014A-01T48I ISPLSI 2192VE-100LB144ADN ISPLSI 1032E-70LJ LCMXO256C-3TN100C LCMXO3L-SMA-EVN ISPLSI 5256VE-100LF256 LC4032ZC-75T48E LC4064C-75TN48C ICESABCM81-01 ICESABTQ144-01 ICESABFT256-01 PN-M132/LFXP2 LFE5U-45F-8BG256I HW-DLN-3C LCMXO2-2000HE-4FTG256I LCMXO640C-3TN100C LIFMD-IOL-EVN M4A5-32/32-10VNC48 LCMXO2280C-M-EVN LCMXO3LF-4300C-5BG256I LFXP2-8E-6MN132C LIF-MD6000-ML-EVN LCMXO2-1200ZE-P1-EVN LFXP2-5E-B2-EVN LFXP2-5E-5M132C ISPLSI 5256VA-70LB208 ISPLSI 5128VE-180LTN128 ISPLSI 2128E-180LT176 HDMI-VIP-IB-EVN LCMXO3LF-9400C-ASC-B-EVN PN-T100/LC4256 LCMXO256C-S-EVN PDS4102-PM300N ICE5LP4K-WDEV-EVN LCMXO2280C-3T144C