


This document provides a brief introduction to the Single-Wire Evaluation Kit.



1

Check Kit Contents

The Single-Wire Aggregation (SWA) Evaluation Kit contains the following items:

- Two SWA Evaluation Boards
- Two Micro-USB Cables
- Two Jumper Wires
- Quick Start Guide

2

Using the SWA Evaluation Kit

The Board contains two iCE40UP5K FPGA devices:

- SWA FPGA - for the actual Single-Wire Aggregation
- Overhead FPGA - for I²C, I²S and GPIO signal generation and verification.

3

Installing the Software

The SWA Evaluation Board is pre-programmed with the Single-Wire Aggregation Demo.

Other ready-to-use SWA configurations are available for demonstration and evaluation at www.latticesemi.com/singlewire.

4

Powering the Board and Observing the Demo Program

Connect the micro-USB cable to the board. Connect the single-wire link and common ground on the two SWA Evaluation Board through J4 using the two jumper wires. Upon boot up, the SWA demonstration is loaded from SPI Flash to the iCE40UP and starts running. This aggregates the I²C, I²S and GPIO signals.

To run the SWA demo:

1. Press and hold the RST_SW buttons of both Master and Slave SWA board.
2. Release the button of each SWA board. This resets the SWA FPGA.
3. Simultaneously press the SWS3 buttons of each board. This resets the Overhead FPGA.

Note the following after resetting Overhead FPGA.

- **GPIO Signal Aggregation**
 - Overhead FPGAs on Master and Slave SWA Board start sending 6-bit counter GPIO signals to the SWA FPGA for aggregation. It is then de-aggregated by the receiving SWA FPGA. The de-aggregated signals are sent to the receiving Overhead FPGA and LED for verification.
 - LED[8:3] blinks like a 6-bit counter on both SWA boards.
 - LED2 blinks on both SWA boards, indicating that the SWA board is receiving 6-bit counter GPIO signals.
 - Pressing SW1 resets GPIO generation and verification. Pressing SW1 on the transmitting SWA board causes LED2 of the receiving board to turn off because it interrupts the expected 6-bit counter GPIO signals. Pressing SW1 on the receiving SWA board resets the GPIO verification. After this, the LED2 blinks again.
- **I²C Signal Aggregation**
 - At Master SWA Board, Press SW0. The Master Overhead FPGA generates nine I²C commands to set-up, enable DAC on the Slave SWA Board.
 - 1 kHz single tone or audio coming from the I²S microphone of the Master SWA board is observed on the audio receiver connected on the Slave SWA board's audio jack.
 - Pressing SW0 again generates I²C command to mute and unmute the DAC.
- **I²S Signal Aggregation**
 - Master SWA FPGA acts as the I²S controllers generating the I²S clock and I²S WS for the I²S microphone and Master Overhead FPGA. I²S sampling rate is at ~48 kHz.
 - Master Overhead FPGA generate I²S data. I²S data sent to Master SWA FPGA are either a 1 kHz single tone or I²S data coming from I²S microphone. Pressing or switching SW2 at Master SWA board selects the I²S data sent to Master SWA FPGA.
 - De-aggregated I²S data from Slave SWA board are sent to Slave Overhead FPGA to verify if it is receiving a 1 kHz single tone. Same signals are sent to DAC so that you can verify the received audio through audio jack. LED0 on Slave SWA FPGA indicates the status of I²S data verification. Blinking LED0 means it is receiving expected single tone data.
 - Switching SW2 at Slave SWA board resets I²S verification being done by Slave Overhead FPGA.
 - I²S Signals also feedback to Master Overhead FPGA. After resetting Master Overhead FPGA, Master SWA LED0 blinks, which indicates that it is sending 1 kHz single tone signal to SWA FPGA.
 - Switching Slave SWA Board – SW2 resets I²S verification.

5

Doing More with the Single Wire Evaluation Kit

Check the Lattice website at www.latticesemi.com/single-wire to download the full User's Guide, PC-based software tools to interact with the demonstration program, and other resources.

Additional Terms and Conditions Applicable to Lattice Programming and Development Hardware

Lattice device programmers, programming cables, socket adapters, and other hardware sold for use in conjunction with Lattice software ("Programming Hardware") and Lattice evaluation boards and development kits sold for use in conjunction with evaluating Lattice products ("Development Hardware") are designed and intended for use solely with semiconductor components manufactured by Lattice Semiconductor Corporation. Programming and Development Hardware is warranted to meet Lattice specifications only for a period of ninety (90) days; in all other respects the terms and conditions of sale of Programming and Development Hardware shall be Lattice's standard terms and conditions set forth in Lattice's Sales Order Acknowledgment. Additionally, Lattice specifications for Programming and Development Hardware limit their use to low-volume engineering applications only, and not for volume production use. The warranty for Programming and Development Hardware will not apply to any Programming or Development Hardware used in production, used with worn or improperly installed hardware, or used with incompatible systems or components.

Technical Support

www.latticesemi.com/support

Copyright © 2020 Lattice Semiconductor Corporation. Lattice Semiconductor, L (stylized) Lattice Semiconductor Corp., Lattice (design) are either registered trademarks or trademarks of Lattice Semiconductor Corporation in the United States and/or other countries. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Programmable Logic IC Development Tools](#) category:

Click to view products by [Lattice](#) manufacturer:

Other Similar products are found below :

[DK-DEV-5SGXEA7N](#) [88980182](#) [DEV-17526](#) [DEV-17514](#) [471-014](#) [80-001005](#) [iCE40UP5K-MDP-EVN](#) [ALTHYDRAC5GX](#)
[ALTNITROC5GX](#) [471-015](#) [Hinj](#) [SnoMakrR10](#) [DK-DEV-1SDX-P-0ES](#) [DK-DEV-1SMC-H-A](#) [DK-DEV-1SMX-H-0ES](#) [DK-DEV-1SMX-H-](#)
[A](#) [DK-DEV-4CGX150N](#) [DK-DEV-5CGTD9N](#) [DK-DEV-5CSXC6N](#) [DK-DEV-5SGSMD5N](#) [DK-MAXII-1270N](#) [DK-SI-1SGX-H-A](#) [DK-SI-](#)
[1STX-E-0ES](#) [DK-SI-1STX-E-A](#) [DK-SI-5SGXEA7N](#) [ABX00022](#) [ATF15XX-DK3-U](#) [SLG46826V-DIP](#) [240-114-1](#) [6003-410-017](#) [DK-](#)
[START-GW1N1](#) [ICE40UP5K-B-EVN](#) [DK-SOC-1SSX-L-D](#) [ICE5LP4K-WDEV-EVN](#) [L-ASC-BRIDGE-EVN](#) [LC4256ZE-B-EVN](#)
[LCMXO256C-S-EVN](#) [LCMXO3D-9400HC-B-EVN](#) [LCMXO3L-6900C-S-EVN](#) [LF-81AGG-EVN](#) [LFE3-MEZZ-EVN](#) [LPTM-ASC-B-EVN](#)
[M2S-HELLO-FPGA-KIT](#) [M1AFS-ADV-DEV-KIT-PWR-2](#) [12GSDIFMCCD](#) [SFP+X4FMCCD](#) [NAE-CW305-04-7A100-0.10-X](#) [NOVPEK](#)
[CVLite](#) [RXCS10S0000F43-FHP00A](#) [102110204](#)