

## Features

- ENHANCEMENTS
- ispLSI 2064A is Fully Form and Function Compatible to the ispLSI 2064, with Identical Timing Specifcations and Packaging
- ispLSI 2064A is Built on an Advanced 0.35 Micron $\mathrm{E}^{2} \mathrm{CMOS}^{\circledR}$ Technology
- HIGH DENSITY PROGRAMMABLE LOGIC
- 2000 PLD Gates
- 64 I/O Pins, Four Dedicated Inputs
- 64 Registers
— High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic
- HIGH PERFORMANCE E²CMOS ${ }^{\circledR}$ TECHNOLOGY
- fmax $=125 \mathrm{MHz}$ Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100\% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power
- IN-SYSTEM PROGRAMMABLE
- In-System Programmable (ISP™) 5V Only
— Increased Manufacturing Yields, Reduced Time-toMarket and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- OFFERS THE EASE OF USE AND FAST SYSTEM

SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS

- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
— Lead-Free Package Options

Functional Block Diagram


## Description

The ispLSI 2064 and 2064A are High Density Programmable Logic Devices. The devices contain 64 Registers, 64 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The 2064 and 2064A feature 5V in-system programmability and in-system diagnostic capabilities. The ispLSI 2064 and 2064A offer non-volatile reprogrammability of the logic, as well as the interconnect, to provide truly reconfigurable systems.
The basic unit of logic on these devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...B7 (Figure 1). There are a total of 16 GLBs in the ispLSI 2064 and 2064A devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

[^0]
## Functional Block Diagram

Figure 1. ispLSI 2064/A Functional Block Diagram


The devices also have 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3 -state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA . Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (Figure 1). The outputs of the eight GLBs are connected to a set of 32 universal I/O cells by two ORPs. Each ispLSI 2064 and 2064A device contains two Megablocks.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 2064 and 2064A devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.

## Absolute Maximum Ratings 1



1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## DC Recommended Operating Condition

| SYMBOL | PARAMETER |  | MIN. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VCC | Supply Voltage | Commercial $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 4.75 | 5.25 | V |
|  |  | Industrial $\quad T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 4.5 | 5.5 | V |
| VIL | Input Low Voltage |  | 0 | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+1$ | V |

## Capacitance ( $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ )

| SYMBOL | PARAMETER | TYPICAL | UNITS | TEST CONDITIONS |
| :--- | :--- | :---: | :---: | :---: |
| $\mathbf{C}_{1}$ | Dedicated Input Capacitance | 8 | pf | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}$ |
| $\mathbf{C}_{2}$ | I/O Capacitance | 9 | pf | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=2.0 \mathrm{~V}$ |
| $\mathbf{C}_{3}$ | Clock Capacitance | 15 | pf | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Y}}=2.0 \mathrm{~V}$ |

## Data Retention Specifications

## Switching Test Conditions

| Input Pulse Levels | GND to 3.0V |  |
| :--- | :---: | :---: |
| Input Rise and Fall Time | -125 | $\leq 2 \mathrm{~ns}$ |
| $10 \%$ to $90 \%$ | Others | $\leq 3 \mathrm{~ns}$ |
| Input Timing Reference Levels | 1.5 V |  |
| Output Timing Reference Levels | 1.5 V |  |
| Output Load | See Figure 2 |  |

3-state levels are measured 0.5V from
Table 2-0003/2064
steady-state active level.

## Output Load Conditions (see Figure 2)

| TEST CONDITION |  | R1 | R2 | CL |
| :---: | :--- | :---: | :---: | :---: |
| A |  | $470 \Omega$ | $390 \Omega$ | 35 pF |
| B | Active High | $\infty$ | $390 \Omega$ | 35 pF |
|  | Active Low | $470 \Omega$ | $390 \Omega$ | 35 pF |
| C | Active High to Z <br> at $V_{\text {OH }}-0.5 \mathrm{~V}$ | $\infty$ | $390 \Omega$ | 5 pF |
|  | Active Low to Z <br> at $V_{\text {OL }}+0.5 \mathrm{~V}$ | $470 \Omega$ | $390 \Omega$ | 5 pF |
|  | Table 2-0004/2064 |  |  |  |  |

Figure 2. Test Load

${ }^{*} C_{L}$ includes Test Fixture and Probe Capacitance.

1. One output at a time for a maximum duration of one second. $\mathrm{V}_{\text {out }}=0.5 \mathrm{~V}$ was selected to avoid test problems by tester ground degradation. Characterized but not $100 \%$ tested.
2. Measured using four 16-bit counters.
3. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
4. Maximum $I_{\mathrm{CC}}$ varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum $\mathrm{I}_{\mathrm{Cc}}$.

## External Timing Parameters

Over Recommended Operating Conditions

| PARAMETER | $\begin{gathered} \text { TEST }^{4} \\ \text { COND. } \end{gathered}$ | $\#^{2}$ | DESCRIPTION ${ }^{1}$ | -125 |  | -100 |  | -80 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| tpd1 | A | 1 | Data Propagation Delay, 4PT Bypass, ORP Bypass | - | 7.5 | - | 10.0 | - | 15.0 | ns |
| tpd2 | A | 2 | Data Propagation Delay | - | 10.0 | - | 13.0 | - | 18.5 | ns |
| $\mathrm{fmax}^{\text {max }}$ | A | 3 | Clock Frequency with Internal Feedback ${ }^{3}$ | 125 | - | 100 | - | 81.0 |  | MHz |
| fmax (Ext.) | - | 4 | Clock Frequency with External Feedback ( $\frac{1}{\text { stu } 2+\text { too1 }}$ ) | 100 | - | 77.0 | - | 57.0 | - | MHz |
| fmax (Tog.) | - | 5 | Clock Frequency, Max. Toggle | 125 | - | 111 | - | 100 | - | MHz |
| tsu1 | - | 6 | GLB Reg. Setup Time before Clock, 4 PT Bypass | 5.0 | - | 6.5 |  | 9.0 | - | ns |
| tcol | A | 7 | GLB Reg. Clock to Output Delay, ORP Bypass | - | 4.0 | - | 5.0 | - | 6.5 | ns |
| th1 | - | 8 | GLB Reg. Hold Time after Clock, 4 PT Bypass | 0.0 | - | 0.0 | - | 0.0 | - | ns |
| tsu2 | - | 9 | GLB Reg. Setup Time before Clock | 6.0 | - | 8.0 | - | 11.0 | - | ns |
| tco2 | - | 10 | GLB Reg. Clock to Output Delay | - | 4.5 | - | 6.0 | - | 8.0 | ns |
| th2 | - | 11 | GLB Reg. Hold Time after Clock | 0.0 | - | 0.0 | - | 0.0 | - | ns |
| tr1 | A | 12 | Ext. Reset Pin to Output Delay |  | 10.0 | - | 13.5 | - | 17.0 | ns |
| trw1 | - | 13 | Ext. Reset Pulse Duration | 5.0 | - | 6.5 | - | 10.0 | - | ns |
| tptoeen | B | 14 | Product Term OE, Enable | - | 12.0 | - | 15.0 | - | 18.0 | ns |
| tptoedis | C | 15 | Product Term OE, Disable | - | 12.0 | - | 15.0 | - | 18.0 | ns |
| tgoeen | B | 16 | Global OE, Enable | - | 7.0 | - | 9.0 | - | 12.0 | ns |
| tgoedis | C | 17 | Global OE, Disable | - | 7.0 | - | 9.0 | - | 12.0 | ns |
| twh | - | 18 | External Synchronous Clock Pulse Duration, High | 4.0 | - | 4.5 | - | 5.0 | - | ns |
| twl | - | 19 | External Synchronous Clock Pulse Duration, Low | 4.0 | - | 4.5 | - | 5.0 | - | ns |

1. Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and YO clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-bit counter using GRP feedback.
4. Reference Switching Test Conditions section.

## Internal Timing Parameters 1

## Over Recommended Operating Conditions

| PARAMETER | $\#^{2}$ | DESCRIPTION | -125 |  | -100 |  | -80 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |  |
| Inputs |  |  |  |  |  |  |  |  |  |
| tio | 20 | Input Buffer Delay | - | 0.2 | - | 0.5 | - | 1.8 | ns |
| tdin | 21 | Dedicated Input Delay | - | 1.5 | - | 2.2 | - | 4.4 | ns |
| GRP |  |  |  |  |  |  |  |  |  |
| tgrp | 22 | GRP Delay | - | 1.3 | - | 1.7 | - | 2.6 | ns |
| GLB |  |  |  |  |  |  |  |  |  |
| t4ptbp | 23 | 4 Product Term Bypass Comb. Path Delay | - | 4.5 |  | 5.8 | - | 8.1 | ns |
| t4ptbp | 24 | 4 Product Term Bypass Reg. Path Delay | - | 5.0 | - | 5.8 | - | 6.8 | ns |
| t1ptxor | 25 | 1 Product Term/XOR Path Delay | - | 5.7 | - | 6.8 | - | 8.0 | ns |
| t20ptxor | 26 | 20 Product Term/XOR Path Delay | - | 6.0 | - | 7.3 | - | 8.8 | ns |
| txoradj | 27 | XOR Adjacent Path Delay ${ }^{3}$ | - | 6.5 | - | 8.0 | - | 9.8 | ns |
| tgbp | 28 | GLB Register Bypass Delay | - | 0.5 | - | 0.5 | - | 1.3 | ns |
| tgsu | 29 | GLB Register Setup Time before Clock | 0.8 | - | 1.2 | - | 1.4 | - | ns |
| tgh | 30 | GLB Register Hold Time after Clock | 3.0 | - | 4.0 | - | 6.0 | - | ns |
| tgco | 31 | GLB Register Clock to Output Delay | - | 0.2 | - | 0.3 | - | 0.4 | ns |
| tgro | 32 | GLB Register Reset to Output Delay | - | 1.1 | - | 1.3 | - | 1.6 | ns |
| tptre | 33 | GLB Product Term Reset to Register Delay | - | 4.8 | - | 6.1 | - | 8.6 | ns |
| tptoe | 34 | GLB Product Term Output Enable to I/O Cell Delay | - | 7.3 | - | 8.6 | - | 9.0 | ns |
| tptck | 35 | GLB Product Term Clock Delay | 3.3 | 5.6 | 4.1 | 7.1 | 5.6 | 10.2 | ns |

ORP

| torp | 36 | ORP Delay | - | 0.8 | - | 1.4 | - | 2.0 | ns |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| torpbp | 37 | ORP Bypass Delay | - | 0.3 | - | 0.4 | - | 0.5 | ns |

Outputs

| tob | 38 | Output Buffer Delay | - | 1.2 | - | 1.6 | - | 2.0 | ns |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tsI | 39 | Output Slew Limited Delay Adder | - | 10.0 | - | 10.0 | - | 10.0 | ns |
| toen | 40 | l/O Cell OE to Output Enabled | - | 3.2 | - | 4.2 | - | 4.6 | ns |
| todis | 41 | l/O Cell OE to Output Disabled | - | 3.2 | - | 4.2 | - | 4.6 | ns |
| tgoe | 42 | Global Output Enable | - | 3.8 | - | 4.8 | - | 7.4 | ns |

Clocks

| tgy0 | 43 | Clock Delay, Y0 to Global GLB Clock Line (Ref. clock) | 2.3 | 2.3 | 2.7 | 2.7 | 3.6 | 3.6 | ns |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{t g y} 1 / 2$ | 44 | Clock Delay, Y1 or Y2 to Global GLB Clock Line | 2.3 | 2.3 | 2.7 | 2.7 | 3.6 | 3.6 | ns |


| Global Reset |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tgr | 45 | Global Reset to GLB | - | 6.9 | - | 9.2 | - | 11.4 | ns |

[^1]Table 2-0036C/2064-130
ispLSI 2064/A Timing Model


## Derivations of tsu, th and tco from the Product Term Clock ${ }^{1}$

$$
\begin{aligned}
\text { tsu } & =\text { Logic }+ \text { Reg su }- \text { Clock }(\text { min }) \\
& =(\text { tio }+ \text { tgrp }+\mathbf{t} 20 \text { ptxor })+(\text { tgsu })-(\text { tio }+ \text { tgrp }+ \text { tptck(min })) \\
& =(\# 20+\# 22+\# 26)+(\# 29)-(\# 20+\# 22+\# 35) \\
3.5 \mathrm{~ns} & =(0.2+1.3+6.0)+(0.8)-(0.2+1.3+3.3) \\
& =\text { Clock }(\text { max })+\text { Reg h }- \text { Logic } \\
\mathbf{t h} & =(\text { tio }+ \text { tgrp }+ \text { tptck }(\text { max }))+(\text { tgh })-(\text { tio }+ \text { tgrp }+ \text { t20ptxor }) \\
& =(\# 20+\# 22+\# 35)+(\# 30)-(\# 20+\# 22+\# 26) \\
2.6 \mathrm{~ns} & =(0.2+1.3+5.6)+(3.0)-(0.2+1.3+6.0) \\
& =\text { Clock (max })+ \text { Reg co }+ \text { Output } \\
\mathbf{t c o} & \\
& =(\text { tio }+ \text { tgrp }+ \text { tptck(max) })+(\text { tgco })+(\text { torp }+ \text { tob }) \\
& =(\# 20+\# 22+\# 35)+(\# 31)+(\# 36+\# 38) \\
9.4 \mathrm{~ns} & =(0.2+1.3+5.6)+(0.2)+(0.8+1.2)
\end{aligned}
$$

## Power Consumption

Power consumption in the ispLSI 2064 and 2064A devices depends on two primary factors: the speed at which the device is operating and the number of Product Terms
used. Figure 4 shows the relationship between power and operating speed.

Figure 4. Typical Device Power Consumption vs fmax


Notes: Configuration of Four 16-bit Counters
Typical Current at $5 \mathrm{~V}, 25^{\circ} \mathrm{C}$
ICC can be estimated for the ispLSI 2064/A using the following equation:
$\operatorname{ICC}(\mathrm{mA})=38+(\#$ of PTs * 0.33$)+(\#$ of nets * Max freq * 0.007)
Where:
\# of PTs = Number of Product Terms used in design
\# of nets = Number of Signals used in device
Max freq = Highest Clock Frequency to the device (in MHz)
The ICC estimate is based on typical conditions (VCC $=5.0 \mathrm{~V}$, room temperature) and an assumption of two GLB loads on average exists. These values are for estimates only. Since the value of $\mathrm{I}_{\mathrm{CC}}$ is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

## Pin Description

| NAME | PLCC PIN NUMBERS |  |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12-I/O 15 I/O 16-I/O 19 I/O 20 - I/O 23 I/O 24-I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63 | $\begin{aligned} & 26, \\ & 30, \\ & 34, \\ & 38, \\ & 45, \\ & 49, \\ & 53, \\ & 57, \\ & 68, \\ & 72, \\ & 76, \\ & 80, \\ & 3, \\ & 7, \\ & 11, \\ & 15, \end{aligned}$ | 27, <br> 31, <br> 35 , <br> 39, <br> 46, <br> 50, <br> 54, <br> 58, <br> 69, <br> 73 , <br> 77, <br> 81, <br> 4, <br> 8 , <br> 12, <br> 16, | 28, <br> 32, <br> 36, <br> 40, <br> 47, <br> 51, <br> 55, <br> 59, <br> 70, <br> 74, <br> 78, <br> 82, <br> 5, <br> 9, <br> 13 , <br> 17, | 29, <br> 33, <br> 37, <br> 41, <br> 48, <br> 52, <br> 56, <br> 60 , <br> 71, <br> 75, <br> 79, <br> 83, <br> 6 , <br> 10, <br> 14, <br> 18 | Input/Output Pins - These are the general purpose I/O pins used by the logic array. |
| GOE 0, GOE 1 | 67, | 84 |  |  | Global Output Enable input pins. |
| Y0, Y1, Y2 <br> RESET | $\begin{aligned} & 20, \\ & 24 \end{aligned}$ |  |  |  | Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs in the device. <br> Active Low (0) Reset pin which resets all registers in the device. |
| ispEN <br> SDI/ IN $0^{2}$ | $23$ $25$ |  |  |  | Input - Dedicated in-system programming enable pin. This pin is brought low to enable the programming mode. When low, the MODE, SDI, SDO and SCLK controls become active. <br> Input - This pin performs two functions. When $\overline{\text { ispEN }}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the ISP state machine. When ispEN is high, it functions as a dedicated pin input. |
| MODE/ IN $1^{2}$ | $42$ |  |  |  | Input - This pin performs two functions. When ispEN is logic low, it functions as a pin to control the operation of the ISP state machine. When ispEN is high, it functions as a dedicated input pin. |
| SDO/IN $2^{2}$ | 44 |  |  |  | Output/Input - This pin performs two functions. When $\overline{\text { ispEN }}$ is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin. |
| SCLK/IN $3^{2}$ |  |  |  |  | Input - This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. When ispEN is high, it functions as a dedicated input pin. |
| $\begin{aligned} & \text { GND } \\ & \text { VCC } \\ & N^{1} \end{aligned}$ | $\begin{aligned} & 1, \\ & 21, \\ & 2, \end{aligned}$ | $\begin{aligned} & 22, \\ & 65 \\ & 19, \end{aligned}$ |  |  | Ground (GND) <br> Vcc <br> No Connect |

1. NC pins are not to be connected to any active signals, VCC or GND.

Table 2-0002A-08isp/2064
2. Pins have dual function capability.

## Pin Description



1. NC pins are not to be connected to any active signals, VCC or GND.

Table 2-0002-2064b.eps
2. Pins have dual function capability.

## Pin Configuration

ispLSI 2064/A 84-Pin PLCC Pinout Diagram


1. NC pins are not to be connected to any active signals, VCC or GND.
2. Pins have dual function capability.

## Pin Configuration

ispLSI 2064/A 100-Pin TQFP Pinout Diagram


1. NC pins are not to be connected to any active signals, VCC or GND.
2. Pins have dual function capability.

## Part Number Description



## ispLSI 2064/A Ordering Information

Conventional Packaging
COMMERCIAL

| FAMILY | fmax (MHz) | tpd (ns) | ORDERING NUMBER | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| ispLSI | 125 | 7.5 | ispLSI 2064A-125LJ84 | 84-Pin PLCC |
|  | 125 | 7.5 | ispLSI 2064A-125LT100 | 100-Pin TQFP |
|  | 100 | 10 | ispLSI 2064A-100LJ84 | 84-Pin PLCC |
|  | 100 | 10 | ispLSI 2064A-100LT100 | 100-Pin TQFP |
|  | 81 | 15 | ispLSI 2064A-80LJ84 | 84-Pin PLCC |
|  | 81 | 15 | ispLSI 2064A-80LT100 | 100-Pin TQFP |
|  | 125 | 7.5 | ispLSI 2064-125LJ ${ }^{1}$ | 84-Pin PLCC |
|  | 125 | 7.5 | ispLSI 2064-125LT ${ }^{1}$ | 100-Pin TQFP |
|  | 100 | 10 | ispLSI 2064-100LJ ${ }^{1}$ | 84-Pin PLCC |
|  | 100 | 10 | ispLSI 2064-100LT ${ }^{1}$ | 100-Pin TQFP |
|  | 81 | 15 | ispLSI 2064-80LJ ${ }^{1}$ | 84-Pin PLCC |
|  | 81 | 15 | ispLSI 2064-80LT ${ }^{1}$ | 100-Pin TQFP |

1. Discontinued per PCN \#02-06. Contact Rochester Electronics for available inventory.

INDUSTRIAL

| FAMILY | fmax $(\mathrm{MHz})$ | tpd $(\mathrm{ns})$ | ORDERING NUMBER | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| ispLSI | 81 | 15 | ispLSI 2064A-80LJ84I | $84-P i n ~ P L C C ~$ |
|  | 81 | 15 | ispLSI 2064A-80LT100I | $100-P i n ~ T Q F P ~$ |
|  | 81 | 15 | ispLSI 2064-80LJI ${ }^{1}$ | $84-P i n ~ P L C C ~$ |
|  | 81 | 15 | ispLSI 2064-80LTI ${ }^{1}$ | $100-P i n ~ T Q F P ~$ |

[^2]
## ispLSI 2064/A Ordering Information (Cont.)

## Lead-Free Packaging

COMMERCIAL

| FAMILY | fmax (MHz) | tpd (ns) | ORDERING NUMBER | PACKAGE |
| :---: | :---: | :---: | :---: | :---: |
| ispLSI | 125 | 7.5 | ispLSI 2064A-125LJN841 | Lead-Free 84-Pin PLCC |
|  | 125 | 7.5 | ispLSI 2064A-125LTN100 | Lead-Free 100-Pin TQFP |
|  | 100 | 10 | ispLSI 2064A-100LJN841 | Lead-Free 84-Pin PLCC |
|  | 100 | 10 | ispLSI 2064A-100LTN100 | Lead-Free 100-Pin TQFP |
|  | 81 | 15 | ispLSI 2064A-80LJN841 | Lead-Free 84-Pin PLCC |
|  | 81 | 15 | ispLSI 2064A-80LTN100 | Lead-Free 100-Pin TQFP |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for CPLD - Complex Programmable Logic Devices category:
Click to view products by Lattice manufacturer:
Other Similar products are found below :
5962-9952001QYA 5M1270ZT144I5 M4A5-12864-10YNI M4A5-12864-12YNI M4A5-3232-5VNC M4A5-6432-7VNC M4A5-6432-7VNI CY3LV002-10JC CY7C344B-15JI EPM7064LC68-10 ISPLSI 1032-90LJ ISPLSI 1048-70LQ LA4064V-75TN44E LC4064ZC-5MN56C M4A3-3232-10VC M4A5-256128-12YNI MACH435Q-20JC ISPLSI 1032-60LJ ISPLSI 1032-80LJ ISPLSI 1048-50LQ LA4032V-75TN44E LC4032ZC-5MN56I 5962-9759901QZC XC95288XL-10CS280I LC4032ZC-75MN56I LC5512MV-45F256C M4A5-6432-10VNI ISPLSI2096A-80LT128I M4A3-256192-10FAI LA4128V-75TN128E ISPLSI5256VA-100LB208 M4A3-3232-5VC48 M4A3-64/3212VNI48 CP4878DM M4A3-256/160-7YC M4A3-256/192-7FAC M4A3-32/32-10VNC48 M4A3-384/192-10FANC M4A3-512/160-14YI M4A3-512/192-7FAC M4A3-64/32-10VNC M4A5-128/64-7YI M4A5-192/96-10VC M4A5-192/96-10VI M4A5-256/128-10YNC M4A5-256/128-7YC M4A5-32/32-10VC M4A5-64/32-10VNC M5-192/120-10YI/1 M5-320/160-10YI


[^0]:    Copyright©2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

[^1]:    1. Internal Timing Parameters are not tested and are for reference only.
    2. Refer to Timing Model in this data sheet for further details.
    3. The XOR adjacent path can only be used by hard macros.
[^2]:    1. Discontinued per PCN \#02-06. Contact Rochester Electronics for available inventory.
