



SN74LS190 (LX) Presettable Synchronous BCD Decade up/down Counter

Product Specification

Specification Revision History:

Version	Date	Description
2022-06-A1	2022-06	New
2023-04-B1	2023-04	Update the template



Contents

1、 General Description.....	3
2、 Block Diagram And Pin Description	6
2.1、 Block Diagram	6
2.2、 Pin Configurations.....	9
2.3、 Pin Description	9
2.4、 Function Table.....	9
3、 Electrical Parameter	10
3.1、 Absolute Maximum Ratings.....	10
3.2、 Recommended Operating Conditions	11
3.3、 Electrical Characteristics	11
3.3.1、 DC Characteristics 1	11
3.3.2、 DC Characteristics 2	12
3.3.3、 DC Characteristics 3	13
3.3.4、 AC Characteristics 1	14
3.3.5、 AC Characteristics 2	16
3.3.6、 AC Characteristics 3	17
4、 Testing Circuit	19
4.1、 AC Testing Circuit	19
4.2、 AC Testing Waveforms.....	19
4.3、 Measurement Points	22
4.4、 Test Data	22
5、 Package Information	23
5.1、 DIP16	23
5.2、 SOP16	24
5.3、 TSSOP16.....	25
6、 Statements And Notes	26
6.1、 The name and content of Hazardous substances or Elements in the product	26
6.2、 Notes	26



灵星芯微 集成电路

1、General Description

The SN74LS190 are asynchronously presettable up/down BCD decade counters. They contain four master/slave flip-flops with internal gating and steering logic to provide asynchronous preset and synchronous count-up and count-down operation.

Asynchronous parallel load capability permits the counter to be preset to any desired number. Information present on the parallel data inputs (D0 to D3) is loaded into the counter and appears on the outputs when the parallel load (\overline{PL}) input is LOW. As indicated in the function table, this operation overrides the counting function.

Counting is inhibited by a HIGH level on the count enable (\overline{CE}) input. When \overline{CE} is LOW internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The up/down ($\overline{U/D}$) input signal determines the direction of counting as indicated in the function table. The \overline{CE} input may go LOW when the clock is in either state, however, the LOW-to-HIGH \overline{CE} transition must occur only when the clock is HIGH. Also, the $\overline{U/D}$ input should be changed only when either \overline{CE} or CP is HIGH.

Overflow/underflow indications are provided by two types of outputs, the terminal count (TC) and ripple clock (\overline{RC}). The TC output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches “9” in the count-up-mode. The TC output will remain HIGH until a state change occurs, either by counting or presetting, or until $\overline{U/D}$ is changed. Do not use the TC output as a clock signal because it is subject to decoding spikes. The TC signal is used internally to enable the \overline{RC} output. When TC is HIGH and \overline{CE} is LOW, the \overline{RC} output follows the clock pulse (CP). This feature simplifies the design of multistage counters as shown in Figure 5 and 6.

In Figure 5, each \overline{RC} output is used as the clock input to the next higher stage. It is only necessary to inhibit the first stage to prevent counting in all stages, since a HIGH on \overline{CE} inhibits the \overline{RC} output pulse as indicated in the function table. The timing skew between state changes in the first and last stages is represented by the cumulative delay of the clock as it ripples through the preceding stages. This can be a disadvantage of this configuration in some applications.

Figure 6 shows a method of causing state changes to occur simultaneously in all stages. The \overline{RC} outputs propagate the carry/borrow signals in ripple fashion and all clock inputs are driven in parallel. In this configuration the duration of the clock LOW state must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. Since the \overline{RC} output of any package goes HIGH shortly after its CP input goes HIGH there is no such restriction on the HIGH-state duration of the clock.

In Figure.7, the configuration shown avoids ripple delays and their associated restrictions. Combining the TC signals from all the preceding stages forms the \overline{CE} input for a given stage. An enable must be included in each carry gate in order to inhibit counting. The TC output of a given stage is not affected by its own \overline{CE} signal therefore the simple inhibit scheme of Figure 5 and 6 does not apply.



Features:

- Synchronous reversible counting
- Asynchronous parallel load
- Count enable control for synchronous expansion
- Single up/down control input
- Specified from -40°C to +125°C
- Packaging information: DIP16/SOP16/TSSOP16

Ordering Information:

Tube packing specifications:

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
SN74LS190N(LX)	DIP16	SN74LS190N	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
SN74LS190DR(LX)	SOP16	LS190	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
SN74LS190PW(LX)	TSSOP16	LS190	96 PCS/tube	200 tube/box	19200 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm



灵星芯微 集成电路

Reel packing specifications:

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
SN74LS190DR(LX)	SOP16	LS190	2500 PCS/reel	5000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing:1.27mm
SN74LS190PW(LX)	TSSOP16	LS190	5000 PCS/reel	10000 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing:0.65mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



2、Block Diagram And Pin Description

2.1、Block Diagram




Figure 1. Logic symbol




Figure 2. IEC logic symbol




Figure 3. Functional diagram




Figure 4. Logic diagram




Figure 5. N-stage ripple counter using ripple clock




Figure 6. Synchronous n-stage counter using ripple carry/borrow




Figure 7. Synchronous n-stage counter with parallel gated carry/borrow





Figure 8. Typical timing sequence



2.2、Pin Configurations



2.3、Pin Description







Pin No.	Pin Name	Description
1	D1	data input
2	Q1	flip-flop output
3	Q0	flip-flop output
4	$\overline{\text{CE}}$	count enable input (active LOW)
5	$\overline{\text{U/D}}$	up/down input
6	Q2	flip-flop output
7	Q3	flip-flop output
8	GND	ground (0V)
9	D3	data input
10	D2	data input
11	$\overline{\text{PL}}$	parallel load input (active LOW)
12	TC	terminal count output
13	$\overline{\text{RC}}$	ripple clock output (active LOW)
14	CP	clock input (LOW-to-HIGH, edge-triggered)
15	D0	data input
16	V _{CC}	supply voltage

2.4、Function Table

Operating mode	Input					Output
	$\overline{\text{PL}}$	$\overline{\text{U/D}}$	$\overline{\text{CE}}$	CP	Dn	Qn
parallel load	L	X	X	X	L	L
	L	X	X	X	H	H
count up	H	L	1	↑	X	count up
count down	H	H	1	↑	X	count down
hold (do nothing)	H	X	H	X	X	no change

Note: H=HIGH voltage level; L=LOW voltage level; X=don't care; ↑=LOW-to-HIGH clock transition;
1=LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.



Input			Terminal count state				Output	
\bar{U}/D	\bar{CE}	CP	Q0	Q1	Q2	Q3	TC	\bar{RC}
H	H	X	H	X	X	H	L	H
L	H	X	H	X	X	H	H	H
L	L		H	X	X	H		
L	H	X	L	L	L	L	L	H
H	H	X	L	L	L	L	H	H
H	L		L	L	L	L		

Note:

[1] H=HIGH voltage level; L=LOW voltage level; X=don't care.

[2]  =one LOW level output pulse.

[3]  =TC goes LOW on a LOW-to-HIGH clock transition.

3、Electrical Parameter

3.1、Absolute Maximum Ratings

(Voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V_{CC}	-	-0.5	+7.0	V
input clamping current	I_{IK}	$V_I < -0.5V$ or $V_I > V_{CC}+0.5V$	-	± 20	mA
output clamping current	I_{OK}	$V_O < -0.5V$ or $V_O > V_{CC}+0.5V$	-	± 20	mA
output current	I_O	$V_O = -0.5V$ to $V_{CC}+0.5V$	-	± 25	mA
supply current	I_{CC}	-	-	+50	mA
ground current	I_{GND}	-	-50	-	mA
storage temperature	T_{stg}	-	-65	+150	$^{\circ}C$
total power dissipation	P_{tot}	-	-	500	mW
Soldering temperature	T_L	10s	DIP	245	$^{\circ}C$
			SOP/TSSOP	260	



3.2、Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	V_{CC}	-	2.0	5.0	6.0	V
input voltage	V_I	-	0	-	V_{CC}	V
output voltage	V_O	-	0	-	V_{CC}	V
input transition rise and fall rate	$\Delta t/\Delta V$	$V_{CC}=2.0V$	-	-	625	ns/V
		$V_{CC}=4.5V$	-	1.67	139	ns/V
		$V_{CC}=6.0V$	-	-	83	ns/V
ambient temperature	T_{amb}	-	-40	-	+125	°C

3.3、Electrical Characteristics

3.3.1、DC Characteristics 1

($T_{amb}=25^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0V$	1.5	1.2	-	V	
		$V_{CC}=4.5V$	3.15	2.4	-	V	
		$V_{CC}=6.0V$	4.2	3.2	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=2.0V$	-	0.8	0.5	V	
		$V_{CC}=4.5V$	-	2.1	1.35	V	
		$V_{CC}=6.0V$	-	2.8	1.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O=-20\mu A; V_{CC}=2.0V$	1.9	2.0	-	V
			$I_O=-20\mu A; V_{CC}=4.5V$	4.4	4.5	-	V
			$I_O=-20\mu A; V_{CC}=6.0V$	5.9	6.0	-	V
			$I_O=-4.0mA; V_{CC}=4.5V$	3.98	4.32	-	V
			$I_O=-5.2mA; V_{CC}=6.0V$	5.48	5.81	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O=20\mu A; V_{CC}=2.0V$	-	0	0.1	V
			$I_O=20\mu A; V_{CC}=4.5V$	-	0	0.1	V
			$I_O=20\mu A; V_{CC}=6.0V$	-	0	0.1	V
			$I_O=4.0mA; V_{CC}=4.5V$	-	0.15	0.26	V
			$I_O=5.2mA; V_{CC}=6.0V$	-	0.16	0.26	V
input leakage current	I_I	$V_I=V_{CC} \text{ or } GND; V_{CC}=6.0V$	-	-	± 1.0	μA	
supply current	I_{CC}	$V_I=V_{CC} \text{ or } GND; I_O=0A; V_{CC}=6.0V$	-	-	8.0	μA	
input capacitance	C_I	-	-	3.5	-	pF	



3.3.2、DC Characteristics 2

($T_{amb}=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0\text{V}$	1.5	-	-	V	
		$V_{CC}=4.5\text{V}$	3.15	-	-	V	
		$V_{CC}=6.0\text{V}$	4.2	-	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=2.0\text{V}$	-	-	0.5	V	
		$V_{CC}=4.5\text{V}$	-	-	1.35	V	
		$V_{CC}=6.0\text{V}$	-	-	1.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O=-20\mu\text{A}; V_{CC}=2.0\text{V}$	1.9	-	-	V
			$I_O=-20\mu\text{A}; V_{CC}=4.5\text{V}$	4.4	-	-	V
			$I_O=-20\mu\text{A}; V_{CC}=6.0\text{V}$	5.9	-	-	V
			$I_O=-4.0\text{mA}; V_{CC}=4.5\text{V}$	3.84	-	-	V
			$I_O=-5.2\text{mA}; V_{CC}=6.0\text{V}$	5.34	-	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O=20\mu\text{A}; V_{CC}=2.0\text{V}$	-	-	0.1	V
			$I_O=20\mu\text{A}; V_{CC}=4.5\text{V}$	-	-	0.1	V
			$I_O=20\mu\text{A}; V_{CC}=6.0\text{V}$	-	-	0.1	V
			$I_O=4.0\text{mA}; V_{CC}=4.5\text{V}$	-	-	0.33	V
			$I_O=5.2\text{mA}; V_{CC}=6.0\text{V}$	-	-	0.33	V
input leakage current	I_I	$V_I=V_{CC} \text{ or } \text{GND}; V_{CC}=6.0\text{V}$	-	-	± 1.0	μA	
supply current	I_{CC}	$V_I=V_{CC} \text{ or } \text{GND}; I_O=0\text{A}; V_{CC}=6.0\text{V}$	-	-	80	μA	



3.3.3、DC Characteristics 3

($T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0\text{V}$	1.5	-	-	V	
		$V_{CC}=4.5\text{V}$	3.15	-	-	V	
		$V_{CC}=6.0\text{V}$	4.2	-	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=2.0\text{V}$	-	-	0.5	V	
		$V_{CC}=4.5\text{V}$	-	-	1.35	V	
		$V_{CC}=6.0\text{V}$	-	-	1.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O = -20\mu\text{A}; V_{CC} = 2.0\text{V}$	1.9	-	-	V
			$I_O = -20\mu\text{A}; V_{CC} = 4.5\text{V}$	4.4	-	-	V
			$I_O = -20\mu\text{A}; V_{CC} = 6.0\text{V}$	5.9	-	-	V
			$I_O = -4.0\text{mA}; V_{CC} = 4.5\text{V}$	3.7	-	-	V
			$I_O = -5.2\text{mA}; V_{CC} = 6.0\text{V}$	5.2	-	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O = 20\mu\text{A}; V_{CC} = 2.0\text{V}$	-	-	0.1	V
			$I_O = 20\mu\text{A}; V_{CC} = 4.5\text{V}$	-	-	0.1	V
			$I_O = 20\mu\text{A}; V_{CC} = 6.0\text{V}$	-	-	0.1	V
			$I_O = 4.0\text{mA}; V_{CC} = 4.5\text{V}$	-	-	0.4	V
			$I_O = 5.2\text{mA}; V_{CC} = 6.0\text{V}$	-	-	0.4	V
input leakage current	I_I	$V_I = V_{CC} \text{ or } \text{GND}; V_{CC} = 6.0\text{V}$	-	-	± 1.0	μA	
supply current	I_{CC}	$V_I = V_{CC} \text{ or } \text{GND}; I_O = 0\text{A}; V_{CC} = 6.0\text{V}$	-	-	160	μA	



3.3.4、AC Characteristics 1

($T_{amb}=25^{\circ}\text{C}$, $\text{GND}=0\text{V}$; $t_r=t_f=6\text{ns}$; $C_L=50\text{pF}$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
propagation delay	t_{pd}	CP to Qn; see Figure 10	$V_{CC}=2.0\text{V}$	-	72	220	ns
			$V_{CC}=4.5\text{V}$	-	26	44	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	22	-	ns
			$V_{CC}=6.0\text{V}$	-	21	37	ns
		CP to TC; see Figure 10	$V_{CC}=2.0\text{V}$	-	83	255	ns
			$V_{CC}=4.5\text{V}$	-	30	51	ns
			$V_{CC}=6.0\text{V}$	-	24	43	ns
		CP to $\overline{\text{RC}}$; see Figure 11	$V_{CC}=2.0\text{V}$	-	44	150	ns
			$V_{CC}=4.5\text{V}$	-	16	30	ns
			$V_{CC}=6.0\text{V}$	-	13	26	ns
		$\overline{\text{CE}}$ to $\overline{\text{RC}}$; see Figure 11	$V_{CC}=2.0\text{V}$	-	33	130	ns
			$V_{CC}=4.5\text{V}$	-	12	26	ns
			$V_{CC}=6.0\text{V}$	-	10	22	ns
		Dn to Qn; see Figure 12	$V_{CC}=2.0\text{V}$	-	63	220	ns
			$V_{CC}=4.5\text{V}$	-	23	44	ns
			$V_{CC}=6.0\text{V}$	-	18	37	ns
		$\overline{\text{PL}}$ to Qn; see Figure 13	$V_{CC}=2.0\text{V}$	-	63	220	ns
			$V_{CC}=4.5\text{V}$	-	23	44	ns
			$V_{CC}=6.0\text{V}$	-	18	37	ns
		$\overline{\text{U/D}}$ to TC; see Figure 14	$V_{CC}=2.0\text{V}$	-	44	190	ns
			$V_{CC}=4.5\text{V}$	-	16	38	ns
$V_{CC}=6.0\text{V}$	-		13	32	ns		
$\overline{\text{U/D}}$ to $\overline{\text{RC}}$; see Figure 14	$V_{CC}=2.0\text{V}$	-	50	210	ns		
	$V_{CC}=4.5\text{V}$	-	18	42	ns		
	$V_{CC}=6.0\text{V}$	-	14	36	ns		
transition time	t_t	see Figure 15	$V_{CC}=2.0\text{V}$	-	19	75	ns
		$V_{CC}=4.5\text{V}$	-	7	15	ns	
		$V_{CC}=6.0\text{V}$	-	6	13	ns	
pulse width	t_w	CP; HIGH or LOW; see Figure 10	$V_{CC}=2.0\text{V}$	155	28	-	ns
			$V_{CC}=4.5\text{V}$	31	10	-	ns
			$V_{CC}=6.0\text{V}$	26	8	-	ns
		$\overline{\text{PL}}$; LOW; see Figure 15	$V_{CC}=2.0\text{V}$	100	25	-	ns
			$V_{CC}=4.5\text{V}$	20	9	-	ns
recovery time	t_{rec}	$\overline{\text{PL}}$ to CP; see Figure 15	$V_{CC}=2.0\text{V}$	35	8	-	ns
			$V_{CC}=4.5\text{V}$	7	3	-	ns
			$V_{CC}=6.0\text{V}$	6	2	-	ns
set-up time	t_{su}	$\overline{\text{U/D}}$ to CP;	$V_{CC}=2.0\text{V}$	205	61	-	ns



		see Figure 16	$V_{CC}=4.5V$	41	22	-	ns
			$V_{CC}=6.0V$	35	18	-	ns
		Dn to $\bar{P}L$; see Figure 17	$V_{CC}=2.0V$	100	19	-	ns
			$V_{CC}=4.5V$	20	7	-	ns
			$V_{CC}=6.0V$	17	6	-	ns
		$\bar{C}E$ to CP; see Figure 16	$V_{CC}=2.0V$	140	39	-	ns
			$V_{CC}=4.5V$	28	14	-	ns
			$V_{CC}=6.0V$	24	11	-	ns
		hold time	t_h	\bar{U}/D to CP; see Figure 16	$V_{CC}=2.0V$	0	-44
$V_{CC}=4.5V$	0				-16	-	ns
$V_{CC}=6.0V$	0				-13	-	ns
Dn to $\bar{P}L$; see Figure 17	$V_{CC}=2.0V$			0	-14	-	ns
	$V_{CC}=4.5V$			0	-5	-	ns
	$V_{CC}=6.0V$			0	-4	-	ns
$\bar{C}E$ to CP; see Figure 16	$V_{CC}=2.0V$			0	-19	-	ns
	$V_{CC}=4.5V$			0	-7	-	ns
	$V_{CC}=6.0V$			0	-6	-	ns
maximum frequency	f_{max}	CP; see Figure 10	$V_{CC}=2.0V$	3.0	8.3	-	MHz
			$V_{CC}=4.5V$	15	25	-	MHz
			$V_{CC}=5.0V; C_L=15pF$	-	28	-	MHz
			$V_{CC}=6.0V$	18	30	-	MHz
power dissipation capacitance	C_{PD}	$V_I=GND$ to V_{CC}	-	36	-	pF	

Note:

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_i is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i =input frequency in MHz;

f_o =output frequency in MHz;

C_L =output load capacitance in pF;

V_{CC} =supply voltage in V;

$\sum (C_L \times V_{CC}^2 \times f_o)$ =sum of outputs.



3.3.5、AC Characteristics 2

($T_{amb}=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $\text{GND}=0\text{V}$; $t_r=t_f=6\text{ns}$; $C_L=50\text{pF}$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
propagation delay	t_{pd}	CP to Qn; see Figure 10	$V_{CC}=2.0\text{V}$	-	-	275	ns
			$V_{CC}=4.5\text{V}$	-	-	55	ns
			$V_{CC}=6.0\text{V}$	-	-	47	ns
		CP to TC; see Figure 10	$V_{CC}=2.0\text{V}$	-	-	320	ns
			$V_{CC}=4.5\text{V}$	-	-	64	ns
			$V_{CC}=6.0\text{V}$	-	-	54	ns
		CP to $\overline{\text{RC}}$; see Figure 11	$V_{CC}=2.0\text{V}$	-	-	190	ns
			$V_{CC}=4.5\text{V}$	-	-	38	ns
			$V_{CC}=6.0\text{V}$	-	-	33	ns
		$\overline{\text{CE}}$ to $\overline{\text{RC}}$; see Figure 11	$V_{CC}=2.0\text{V}$	-	-	165	ns
			$V_{CC}=4.5\text{V}$	-	-	33	ns
			$V_{CC}=6.0\text{V}$	-	-	28	ns
		Dn to Qn; see Figure 12	$V_{CC}=2.0\text{V}$	-	-	275	ns
			$V_{CC}=4.5\text{V}$	-	-	55	ns
			$V_{CC}=6.0\text{V}$	-	-	47	ns
$\overline{\text{PL}}$ to Qn; see Figure 13	$V_{CC}=2.0\text{V}$	-	-	275	ns		
	$V_{CC}=4.5\text{V}$	-	-	55	ns		
	$V_{CC}=6.0\text{V}$	-	-	47	ns		
$\overline{\text{U/D}}$ to TC; see Figure 14		$\overline{\text{U/D}}$ to TC; see Figure 14	$V_{CC}=2.0\text{V}$	-	-	240	ns
			$V_{CC}=4.5\text{V}$	-	-	48	ns
			$V_{CC}=6.0\text{V}$	-	-	41	ns
		$\overline{\text{U/D}}$ to $\overline{\text{RC}}$; see Figure 14	$V_{CC}=2.0\text{V}$	-	-	265	ns
			$V_{CC}=4.5\text{V}$	-	-	53	ns
			$V_{CC}=6.0\text{V}$	-	-	45	ns
transition time	t_t	see Figure 15	$V_{CC}=2.0\text{V}$	-	-	95	ns
			$V_{CC}=4.5\text{V}$	-	-	19	ns
			$V_{CC}=6.0\text{V}$	-	-	16	ns
pulse width	t_w	CP; HIGH or LOW; see Figure 10	$V_{CC}=2.0\text{V}$	195	-	-	ns
			$V_{CC}=4.5\text{V}$	39	-	-	ns
			$V_{CC}=6.0\text{V}$	33	-	-	ns
		$\overline{\text{PL}}$; LOW; see Figure 15	$V_{CC}=2.0\text{V}$	125	-	-	ns
			$V_{CC}=4.5\text{V}$	25	-	-	ns
			$V_{CC}=6.0\text{V}$	21	-	-	ns
recovery time	t_{rec}	$\overline{\text{PL}}$ to CP; see Figure 15	$V_{CC}=2.0\text{V}$	45	-	-	ns
			$V_{CC}=4.5\text{V}$	9	-	-	ns
			$V_{CC}=6.0\text{V}$	8	-	-	ns



set-up time	t_{su}	\bar{U}/D to CP; see Figure 16	$V_{CC}=2.0V$	255	-	-	ns
			$V_{CC}=4.5V$	51	-	-	ns
			$V_{CC}=6.0V$	43	-	-	ns
		Dn to $\bar{P}L$; see Figure 17	$V_{CC}=2.0V$	125	-	-	ns
			$V_{CC}=4.5V$	25	-	-	ns
			$V_{CC}=6.0V$	21	-	-	ns
		$\bar{C}E$ to CP; see Figure 16	$V_{CC}=2.0V$	175	-	-	ns
			$V_{CC}=4.5V$	35	-	-	ns
			$V_{CC}=6.0V$	30	-	-	ns
hold time	t_h	\bar{U}/D to CP; see Figure 16	$V_{CC}=2.0V$	0	-	-	ns
			$V_{CC}=4.5V$	0	-	-	ns
			$V_{CC}=6.0V$	0	-	-	ns
		Dn to $\bar{P}L$; see Figure 17	$V_{CC}=2.0V$	0	-	-	ns
			$V_{CC}=4.5V$	0	-	-	ns
			$V_{CC}=6.0V$	0	-	-	ns
		$\bar{C}E$ to CP; see Figure 16	$V_{CC}=2.0V$	0	-	-	ns
			$V_{CC}=4.5V$	0	-	-	ns
			$V_{CC}=6.0V$	0	-	-	ns
maximum frequency	f_{max}	CP; see Figure 10	$V_{CC}=2.0V$	2.4	-	-	MHz
			$V_{CC}=4.5V$	12	-	-	MHz
			$V_{CC}=6.0V$	14	-	-	MHz

Note:

- [1] t_{pd} is the same as t_{PLH} and t_{PHL} .
[2] t_t is the same as t_{THL} and t_{TLH} .

3.3.6、AC Characteristics 3

($T_{amb}=-40^{\circ}C$ to $+125^{\circ}C$, $GND=0V$; $t_r=t_f=6ns$; $C_L=50pF$, unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
SN74LS190							
propagation delay	t_{pd}	CP to Qn; see Figure 10	$V_{CC}=2.0V$	-	-	330	ns
			$V_{CC}=4.5V$	-	-	66	ns
			$V_{CC}=6.0V$	-	-	56	ns
		CP to TC; see Figure 10	$V_{CC}=2.0V$	-	-	384	ns
			$V_{CC}=4.5V$	-	-	77	ns
			$V_{CC}=6.0V$	-	-	65	ns
		CP to $\bar{R}C$; see Figure 11	$V_{CC}=2.0V$	-	-	228	ns
			$V_{CC}=4.5V$	-	-	46	ns
			$V_{CC}=6.0V$	-	-	40	ns
		$\bar{C}E$ to $\bar{R}C$; see Figure 11	$V_{CC}=2.0V$	-	-	198	ns
			$V_{CC}=4.5V$	-	-	40	ns
			$V_{CC}=6.0V$	-	-	34	ns
		Dn to Qn; see Figure 12	$V_{CC}=2.0V$	-	-	330	ns
			$V_{CC}=4.5V$	-	-	66	ns



		$\bar{P}L$ to Q_n ; see Figure 13	$V_{CC}=6.0V$	-	-	56	ns		
			$V_{CC}=2.0V$	-	-	330	ns		
			$V_{CC}=4.5V$	-	-	66	ns		
			$V_{CC}=6.0V$	-	-	56	ns		
		\bar{U}/D to TC ; see Figure 14	$V_{CC}=2.0V$	-	-	288	ns		
			$V_{CC}=4.5V$	-	-	58	ns		
			$V_{CC}=6.0V$	-	-	49	ns		
		\bar{U}/D to $\bar{R}C$; see Figure 14	$V_{CC}=2.0V$	-	-	318	ns		
			$V_{CC}=4.5V$	-	-	64	ns		
			$V_{CC}=6.0V$	-	-	54	ns		
		transition time	t_t	see Figure 15	$V_{CC}=2.0V$	-	-	114	ns
					$V_{CC}=4.5V$	-	-	23	ns
$V_{CC}=6.0V$	-				-	19	ns		
pulse width	t_w	CP; HIGH or LOW; see Figure 10	$V_{CC}=2.0V$	234	-	-	ns		
			$V_{CC}=4.5V$	47	-	-	ns		
			$V_{CC}=6.0V$	40	-	-	ns		
		$\bar{P}L$; LOW; see Figure 15	$V_{CC}=2.0V$	150	-	-	ns		
			$V_{CC}=4.5V$	30	-	-	ns		
			$V_{CC}=6.0V$	25	-	-	ns		
recovery time	t_{rec}	$\bar{P}L$ to CP; see Figure 15	$V_{CC}=2.0V$	54	-	-	ns		
			$V_{CC}=4.5V$	11	-	-	ns		
			$V_{CC}=6.0V$	10	-	-	ns		
set-up time	t_{su}	\bar{U}/D to CP; see Figure 16	$V_{CC}=2.0V$	306	-	-	ns		
			$V_{CC}=4.5V$	61	-	-	ns		
			$V_{CC}=6.0V$	52	-	-	ns		
		Dn to $\bar{P}L$; see Figure 17	$V_{CC}=2.0V$	150	-	-	ns		
			$V_{CC}=4.5V$	30	-	-	ns		
			$V_{CC}=6.0V$	25	-	-	ns		
		$\bar{C}E$ to CP; see Figure 16	$V_{CC}=2.0V$	210	-	-	ns		
			$V_{CC}=4.5V$	42	-	-	ns		
			$V_{CC}=6.0V$	36	-	-	ns		
hold time	t_h	\bar{U}/D to CP; see Figure 16	$V_{CC}=2.0V$	0	-	-	ns		
			$V_{CC}=4.5V$	0	-	-	ns		
			$V_{CC}=6.0V$	0	-	-	ns		
		Dn to $\bar{P}L$; see Figure 17	$V_{CC}=2.0V$	0	-	-	ns		
			$V_{CC}=4.5V$	0	-	-	ns		
			$V_{CC}=6.0V$	0	-	-	ns		
		$\bar{C}E$ to CP; see Figure 16	$V_{CC}=2.0V$	0	-	-	ns		
			$V_{CC}=4.5V$	0	-	-	ns		
			$V_{CC}=6.0V$	0	-	-	ns		
maximum frequency	f_{max}	CP; see Figure 10	$V_{CC}=2.0V$	2	-	-	MHz		
			$V_{CC}=4.5V$	10	-	-	MHz		
			$V_{CC}=6.0V$	12	-	-	MHz		



Note:

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_i is the same as t_{THL} and t_{TLH} .

4、Testing Circuit

4.1、AC Testing Circuit




Figure 9. Test circuit for measuring switching times

Definitions for test circuit:

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to the output impedance Z_o of the pulse generator.

R_L =Load resistance.

S1=Test selection switch

4.2、AC Testing Waveforms




Figure 10. The clock input (CP) to outputs (Qn, TC) propagation delays, clock pulse width and maximum clock frequency




Figure 11. The clock and count enable inputs (CP, \overline{CE}) to ripple clock output (\overline{RC}) propagation delays




Figure 12. The input (Dn) to output (Qn) propagation delays




Figure 13. The parallel load input (\overline{PL}) to output (Qn) propagation delays




Figure 14. The up/down count input (\bar{U}/D) to terminal count and ripple clock output (TC, \bar{RC}) propagation delays




Figure 15. The parallel load input (PL) to clock (CP) recovery times, parallel load pulse width and output (Qn) transition times




Figure 16. The count enable and up/down count inputs (\overline{CE} , $\overline{U/D}$) to clock input (CP) set-up and hold times




Figure 17. Waveforms showing the set-up and hold times from the parallel load input (\overline{PL}) to the data input (D_n)

4.3. Measurement Points

Input	Output
V_M	V_M
$0.5 \times V_{CC}$	$0.5 \times V_{CC}$


4.4. Test Data

Input		Load		S1 position
V_I	t_r, t_f	C_L	R_L	t_{PLH}, t_{PHL}
V_{CC}	6ns	15pF, 50pF	1k Ω	open



5、Package Information


5.1、DIP16



Symbol	Dimensions (mm)	
	Min.	Max.
A2	3.20	3.60
A1	0.51	-
A	3.60	5.33
L	3.00	3.60
b	0.36	0.56
B1	1.52	
D	18.80	19.94
E1	6.20	6.60
e	2.54	
c	0.20	0.36
eB	7.62	9.30






5.2、SOP16



Symbol	Dimensions (mm)	
	Min.	Max.
A	1.35	1.80
A1	0.10	0.25
A2	1.25	1.55
b	0.33	0.51
c	0.19	0.25
D	9.50	10.10
E	5.80	6.30
E1	3.70	4.10
e	1.27	
L	0.35	0.89
θ	0°	8°



5.3、TSSOP16



Symbol	Dimensions (mm)	
	Min.	Max.
A	-	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	4.90	5.10
E1	4.30	4.50
E	6.20	6.60
e	0.65	
L	0.45	0.75
θ	0°	8°



6、 Statements And Notes

6.1、 The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

6.2、 Notes

We Recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and Lingxing disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. Lingxing will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests Lingxing's application to avoid failure in the application or the application of the customer's third party users. Lingxing does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time. The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials form Lingxing's regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Counter ICs](#) category:

Click to view products by [lingxingic](#) manufacturer:

Other Similar products are found below :

[CD4018BE](#) [CD4033BE](#) [CD4060BE](#) [CD4040BE](#) [NLV14040BDR2G](#) [RFDIP1607ALM9T21](#) [RFDIP1606L708D1T](#) [RFTIP2510T12A8Q1C](#)
[74HC161DT](#) [CD4028BM/TR](#) [CD4060DM/TR](#) [CD4022BE](#) [CD4060DMT/TR](#) [CD4020BE](#) [CD4060BMT/TR](#) [74HC192M/TR](#)
[CD4020BMT/TR](#) [CD4017CMT/TR](#) [74HC193M/TR](#) [CD4017CM/TR](#) [AiP74HC193SA16.TB](#) [CD4518BM/TR](#) [CD4060TA16.TB](#) [CD4060DE](#)
[CD4017CN](#) [CD4017BMT/TR](#) [U74HC4060G-S16-R](#) [CD4017SA.TB](#) [XD74LS160](#) [CD4017BM-MS](#) [CD4022BM/TR](#) [CD4022BMT/TR](#)
[CD4028BDRG](#) [CD4060BDRG](#) [CD4017DA.TB](#) [CD4520BDRG](#) [CD4520BM\(LX\)](#) [CD4518BM\(LX\)](#) [SN74HC393DR\(LX\)](#) [SN74HC393N\(LX\)](#)
[CD4060BM\(LX\)](#) [CD4060BE\(LX\)](#) [CD4518BE\(LX\)](#) [CD4520BE\(LX\)](#) [SN74HC192N\(XBLW\)](#) [CD4040BM\(LX\)](#) [CD4026BM\(LX\)](#)
[CD40103BDR\(LX\)](#) [SN74LS192DR\(LX\)](#) [SN74HC161DR \(LX\)](#)