3.5A Synchronous Buck Li-ion Charger With Intelligent Path Management and Adapter Adaptive

General Description

The LP28501 is a 3.5A Li-Ion battery charger intended for 4.4V~14V wall adapters. It utilizes a high efficiency synchronous buck converter topology to reduce power dissipation during charging. The LP28501 includes complete charge termination circuitry, automatic recharge and a $\pm 1\%$ 4.2V/4.3V /4.35V float voltage.

LowPowerSemi 微源半導體

The LP28501 could manage the power supply for system intelligently. The adapter would satisfy the system's demand firstly, then charge battery with extra current output capacity from adapter. If the current capacity of adapter could not meet the system demand, the adapter and battery would supply power for system together. When the adapter's current capacity is low than the set charge current, the LP28501 would decrease the charge current automatically to keep the output of adapter would not be pull down by the chip.

Additional features include shorted cell detection; temperature qualified charging and overvoltage protection. The LP28501 is available in a low profile QFN-28 package.

Features

- Power Path Management Intelligently
- Adapter Adaptive
- CHARGE:
 - Very Low Power Dissipation
 - 3.5A Maximum Charge Current
 - Efficiency up to 90%
 - Input voltage: 4.4V~14V
 - Programmable charge complete voltage: 4.2V /4.3V /4.35V
 - Operation with Thermal Regulation to Maximize Charge Rate Without Risk of Overheating
 - Charges Single Cell Li-Ion Batteries Directly from USB Port
- Available in QFN28(4*4mm) Package
- RoHS Compliant and 100% Lead (Pb)-Free

Functional Pin Description



Marking Information

Device	Marking	Package	Shipping
LP28501QVF	LPS	QFN-28	3K/REEL
	LP28501		
	YWX		
Y: Year code. W: Week code. X: Batch numbers.			

Order Information

LP28501
F: Pb-Free
Package Type

QV: QFN-28

Applications

- ♦ Quick charge 2.0/3.0 (QC2.0 / QC3.0)
- ♦ Portable Media Players
- ♦ Cellular and Smart mobile phone
- ♦ PDA/DSC
- ♦ Handheld Battery-Powered Devices
- ♦ Handheld Computers
- ♦ Charging Docks and Cradles



Pin Description

Pin	Name	Description		
1	VDDP	Internal LDO output. Connect a decoupling 4.7uF capacitor to GNDP.		
2	BST	Positive supply for the high side driver. A 0.22µF capacitor should be placed between BST and LX.		
3	LX	Switching Node Connection.		
4	HDR	High side drive gate.		
5	GNDP	Ground for Power section.		
6	LDR	Low side drive gate.		
7	STAT	Indicates charge status. Active low when charging is on. STAT will blink with timeout, vsysovp, NTC fault.		
8	NTC	Connect a 10K NTC resistor to GNDA, 100uA(constant current source) current output from NTC pin.		
9	COMP	Compensation pin, a 2.2nF ceramic capacitor is needed from COMP to GNDA.		
		Input voltage feedback for the input voltage regulation loop. Connect to tap of an external resistor divider		
10	REG	from VBUS to GNDA to program the input voltage regulation. Once the voltage at REG pin drops to the		
		inner threshold, the charge current is reduced to maintain the input voltage at the regulation value.		
		Adapter current limit setting pin. A resistor RILIM is needed from RILIM to GNDA. Adapter current is		
11	ILIM	programmed by: I_{LIM} =550×2V/R _{ILIM} . This pin could not be floating.		
		Recommend: 40K> R_{ILIM} >0.37K. The chip would set the max input current limit when 0.37K> R_{ILIM}		
		Charging current setting pin, a resistor RISET is needed from RISET to GNDA. CC current is programmed		
12 ISET		by I _{CHG} =1500V/R _{ISET} . The internal reference for RISET comparator is 1.5V when V _{BAT} >V _{TRIKL} .		
		Recommend: 6.8K> RISET >0.43K.		
13,29	GNDA	Ground for the analog circuits.		
14	FULL	Battery full indication pin, active low.		
15		Programmable battery-full voltage. Connect to GND for 4.35V, leave floating to 4.2V, and connect to		
15	VB	VDDA for 4.3V.		
16	SYSSEL	Programmable VSYS minimum voltage. Connect to GND for 3V, leave floating to 3.3V, and connect to		
10		VDDA for3.5V.		
17	CE	Charge enable pin. Active high or floating.		
19	IREF	Current reference generator. A 100k resistor connect to GNDA, internal voltage reference is 1V.		
18,20	VDDA	Power supply for the internal analog circuit.		
21,22	VBAT	Battery charger output and battery voltage sense pin. Connect to battery cell.		
23,24	VSYS	System voltage output.		
25,26	VBUS	USB or adapter input.		
27,28	VDC	A capacitor is needed from this pin to GNDP.		



Typical Application Circuit



Absolute Maximum Ratings Note 1

\diamond	Input and Vout to GND(VDC,VBUS)	0.3V to 18V
\diamond	Other Pin to GND	0.3V to 6.5V
\diamond	LX voltage to GND	0.3V to 18V
\diamond	HDR,BST voltage to GND	0.3V to 23V
\diamond	BST referred to LX	0.3V to 6.5V
♦	BAT Short-circuit Duration	Continuous
\diamond	Maximum Junction Temperature	150°C
♦	Storage Temperature	45°C to 165°C
\diamond	Operating Ambient Temperature Range (TA)	40°C to 85°C
∻	Maximum Soldering Temperature (at leads, 10 sec)	260°C

Note 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Information

\diamond	Maximum Power Dissipation (QFN-28, P _D , T _A =25°C)	2W
∻	Thermal Resistance (QFN-28, θ _{JA})	50°C/W

ESD Susceptibility

∻	HBM(Human Body M	ode)	2KV
\diamond	MM(Machine Mode)		200V



Electrical Characteristics

(The specifications which apply over the full operating temperature range, otherwise specifications are at $T_A=25$ °C, $V_{BUS}=5V$, unless otherwise noted.)

Parameter	Test Conditions	Measured	Min	Тур	Max	Units
	VIN					
Input Voltage		V _{BUS}	4.4		14	V
VIN Port Protection Threshold	V _{BUS} Rising		4.15	4.25	4.35	V
	V _{BUS} Falling	UVLO	3.95	4.05	4.15	V
Input Voltage Regulation Reference		VREG	2.3	2.4	2.5	V
	SYSSE=float, V _{BAT} =2V			3.3		V
Minimum Output Voltage Set for VSYS	SYSSE=high, V _{BAT} =2V			3.5		V
	SYSSE=low, V _{BAT} =2V			3.0		V
VDDP/VDDA				5		V
	Power Path Management					
VDC Power by USB/Adapter MOSFET RDSON	1A Current Load	R(vbus,vdc)		50		mΩ
Switch Between VSYS and VBAT	VBAT=4.2V, VBUS Absent, IBAT=3A	R(VSYS, VBAT)	-	40		mΩ
	Quiescent Currents					
VIN Current	V _{BUS} =4V	IBUS		80		μA
Battery Discharge Current in Standby Mode	V _{BAT} =4.2V	IBAT		15		μA
	Charger Controller					
Trickle Charge Condition	V _{BAT} <1.4V	Viert		0.04		V
	1.4V <v<sub>BAT<v<sub>TRICKL</v<sub></v<sub>	VISEI		0.2		V
	VB=float, RISET=1K,IBAT=100mA		4.158	4.2	4.242	V
VBAT voltage	VB=high, RISET =1K, IBAT=100mA			4.3		V
	VB=low, R _{ISET} =1K, I _{BAT} =100mA			4.35		V
Charge Current in CC Mede	R _{ISET} =1K,V _{BAT} =3.6V			1500		mA
Charge Current in CC Mode	RISET=0.5K,VBAT=3.6V	IBAT		3000		mA
Current Mode (CC)		VISET	1.45	1.5	1.55	V
Trickle Charge Voltage Threshold	V _{BAT} rising	VTRIKL	2.8	2.9	3.0	V
Trickle Charge Voltage Threshold Hysteresis	INWERSEMI (EV)	VTRIKL_HYS		200		mV
	V _{BAT} < 1.4V	3	5	15		mA
Charge Current in Trickle charge Condition	1.4V < V _{BAT} < V _{TRIKL} , RISET=1K	ITRIKL		200		mA
	$1.4V < V_{BAT} < V_{TRIKL}, R_{ISET}=0.5K$			400		mA
End of Charger Current				13.3		%Icc
Adapter Current Limit		VILIM	1.9	2	2.1	V
Current Limit through V/BLIS	R _{ILIMIT} =1K	LIMIT		1.1		А
	R _{ILIMIT} =0.5K			2.2		А
Switch Frequency	V _{BUS} =5V,V _{BAT} =3.6V, R _{ISET} =0.5K			1.2		MHz
Trickle Charge Timer	Default register, wake-up mode			90		min
Charge Timer	Default register, CC+CV mode			10		h
Recharge Threshold	V _{BAT} falling			150		mV
STAT Low Level	Open drain pulled up with 5mA	STAT			0.2	V
Leakage Current to STAT	V _{BAT} =4.3V, I _{BAT} =0			0.6	1	μA
FULL Low Level	Open drain pulled up with 5mA	FULL			0.2	V
Leakage Current to FULL	V _{BAT} =4.3V, I _{BAT} =0			0.6	1	μA
CE Threshold	Enable charge, CE rising	VCER	3.5			V
	Disable charge, CE falling	VCEF			2	V
Temperature Sense Comparators						
High Voltage Threshold	Temp fault at V _{NTC} >V _{LTF}	VLTF	2.45	2.500	2.55	V
Low Voltage Threshold	Temp fault at VNTC <vhtf< td=""><td>Vhtf</td><td>0.48</td><td>0.500</td><td>0.52</td><td>V</td></vhtf<>	Vhtf	0.48	0.500	0.52	V
Temperature Sense Current Sense	R _{NTC} =10k	INTC	94	100	106	μA
Charging Tomporature Shutdown	Temperature rising			145		°C
	Hysteresis falling			25		°C



Typical Operating Characteristics















Vbus VS. Efficiency @ VBAT=3.6V



Ch1 频率 903.2kHz



Charge waveform: I_{BAT}=3A, V_{BUS}=5V



M 1.00µs A Ch1 J 2.24 V



2.00 V

Charge waveform: IBAT=3A, VBUS=12V



Application Information

The LP28501 is an easy controlled power path management device and a single cell Li-Ion battery charger. It integrates the input reverse-blocking FET, high-side switching FET, low-side switching FET, and BATFET between system and battery. The device also integrates the bootstrap diode for the high-side gate drive.

Device Power Up from Battery without DC Source

If only battery is present and the voltage is above depletion threshold, the BATFET turns on and connects battery to system. The REG LDO stays off to minimize the quiescent current. The low R_{DSON} in BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

Power Up from DC Source

When the DC source plugs in, the LP28501 checks the input source voltage to turn on REG LDO and all the bias circuits. It also checks the input current limit before starts the buck converter.

Input Source Qualification

After REG LDO powers up, the LP28501 checks the current capability of the input source. The input source has to meet the following requirements to start the buck converter.

- 1. VBUS voltage below 16V
- 2. VREG voltage above 2.43V

Once the input source passes all the conditions above, the permit signal is asserted to the chip.

Input Current Limit Detection

The USB ports on personal computers are convenient charging source for portable devices (PDs). If the portable device is attached to a USB host, the USB specification requires the portable device to draw limited current. If the portable device is attached to a charging port, it is allowed to draw up to the maximum current form the USB host by two parts limit :

- 1. VREG voltage above 2.43V
- 2. The maximum input current < I_{LIMIT}

VSYS and Narrow VDC Architecture

The device deploys Narrow VDC architecture (NVDC) with BATFET separating system from battery. The minimum system voltage is set by battery voltage. With a not fully depleted battery, the system is regulated ($R_{BATFET} \times I_{(BAT,SYS)}$)V less than the battery voltage. And a selectable VSYS could be set by SYSSEL when battery is fully depleted and adapter is applied to VBUS.

Charge state indication

As showed below, the STAT and FULL LED respond to this six STATES.

STATE	STAT	FULL
Without Battery	Flicker	Light On
Charging	Light On	Light Off
Charge complete	Light Off	Light On
Battery overheat	Flicker	Light Off
Time out	Flicker	Light Off
V _{REG} < V _{REG(th)}	Light On	Light Off



Dynamic Power Management

To meet maximum current limit in USB spec and avoid over loading the adapter, the LP28501 features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is over-loaded because the charge current is too large, either the current exceeds the input current limit or the voltage falls below the input voltage limit by detection from REG. The device then reduces the charge current until the REG voltage rises above the threshold voltage and the input current is less than the current limit.

LowPowerSemi 微源半導體

Power Path Management

The LP28501 accommodates a wide range of input sources from USB to wall adapter. The device provides automatic power path selection to supply the system (SYS) from input source (VBUS), battery (BAT), or both.

If the system current and the input current limit is large than the adapter current limit, the adapter voltage would be pulled down by this large system current.

Battery Charging Management

The LP28501 charges 1-cell Li-lon battery with up to 3.5A charge current for high capacity tablet battery. The low dissipation BATFET improves charging efficiency and minimizes the voltage drop during discharging.

Autonomous Charging Cycle

With battery charging enabled, the LP28501 can complete a charging cycle. The charger device automatically terminates the charging cycle when the charging current is below termination threshold and charge voltage is above recharge threshold. When a full battery voltage is discharged below recharge threshold 0.15V, the LP28501 automatically starts another charging cycle. The STAT output indicates the charging status of charging (LOW), charging complete or charge disable (HIGH) or charging fault (Blinking). The three states indicate the different charging phases: low-charging, high-charge complete, blink-charge fault. Another charge down indication is FULL(low when charge complete or without battery).

Battery Charging Profile

The device charges the battery in three phases: preconditioning, constant current and constant voltage. At the beginning of a charging cycle, the device checks the battery voltage and applies current.

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled and the charging safety timer is counted.



IowPowerSemi 微源半導體

Battery Temperature Detection

The LP28501 continuously monitors battery temperature by measuring the voltage between the NTC pins and ground, typically determined by a negative temperature coefficient thermistor and an external voltage divider. The device compares this voltage against its internal thresholds to determine if charging is allowed. To initiate a charge cycle, the battery temperature must be within the V_{LTF} to V_{HTF} thresholds. There is a constant current source in NTC which is 100uA(I_{NTC})flowing out form this pin. So V_{NTC} is I_{NTC}×R_{NTC}.

When the NTC fault occurs, the STAT pin will blink to indicate the fault.

Input Current LIMIT on ILIM and ISET

For safe operation, the LP28501 has an additional hardware pin on ILIM to limit maximum input current on ILIM pin. The input maximum current is set by a resistor from ILIM pin to ground as:

$$I_{\rm LIM}(A) = 550 \times \frac{2V}{R_{\rm ILIM}(\Omega)}$$

ISET ramming Charge Current

The charge current is R_{ISET} rammed using a single resistor from the ISET pin to ground. The battery charge current is 1000 times the current out of the ISET pin. The ISET ram resistor and the charge current are calculated using the following equations:

$$I_{BAT}(A) = 1000 \times \frac{1.5V}{R_{ISET}(\Omega)}$$

Note: VRISET is 1.5Volts when VBAT>VTRIKL.





Packaging Information



h

0.30

0.35

0.40

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Battery Management category:

Click to view products by LOWPOWER manufacturer:

Other Similar products are found below :

MP2602DQ-LF-P MP26053DQ-LF-Z MP2611GL-P NCP347MTAHTBG LM3658SD-AEV/NOPB MP2607DL-LF-P MP26121DQ-LF-P MP26123DR-LF-P MP2633GR-P MP2637GR-P BQ24212EVM-678 NCP1855FCCT1G MP2636GR-P FAN54063UCX MAX14680EWC+T MAX14634EWC+T DS2745U+T&R MAX14578EETE+T DS2781EVKIT+ DS2781E+T&R MP2605DQ-LF-P DS2710G+T&R MAX17040G+T MAX14525ETA+T MP2615GQ-P MAX14578EEWC+T LC05132C01NMTTTG MAX8971EWP+T MAX14630EZK+T MAX1873TEEE+T PSC5415A AUR9811DGD SN2040DSQR DS2715BZ+T&R MAX1508ZETA+T MAX14921ECS+T MAX77301EWA+T BD8668GW-E2 MAX16024PTBS+T DS2715Z+T&R MAX16024LTBZ18+T DS2782E+T&R DS2782G+T&R MAX1908ETI+T ISL95522IRZ ISL95522HRZ ARD00558 NCP4371AAEDR2G BD8665GW-E2 MAX8934EETI+T