



REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issue	Jul.25.2004
Rev. 2.0	Revised Vcc Range 4.5~5.5V => 2.7~5.5V	May.3.2005
Rev. 2.1	Revised I _{SB1}	May.13.2005
Rev. 2.2	Adding PKG type : skinny P-DIP	Aug.29.2005
Rev. 2.3	Revised V _{IH} (min)=2.4V, V _{IL} (max)=0.6V	Feb.24.2006
Rev. 2.4	Revised V _{IH} (min)=2.4V, V _{IL} (max)=0.6V (VCC=2.7~3.6V) V _{IH} (min)=2.4V, V _{IL} (max)=0.8V (VCC=4.5~5.5V)	Jul.31.2006
Rev. 2.5	Revised STSOP Package Outline Dimension	Mar.26.2008
Rev. 2.6	Added SL grade Added I _{SB1} /I _{DR} values when T _A = 25°C and T _A = 40°C Revised FEATURES & ORDERING INFORMATION Lead free and green package available to Green package available Added packing type in ORDERING INFORMATION Revised I _{SB1(MAX)} Revised V _{TERM} to V _{T1} and V _{T2} Revised Test Condition of I _{SB1} /I _{DR} Deleted T _{SOLDER} in ABSOLUTE MAXIMUM RATINGS	Mar.30.2009
Rev. 2.7	Revised PACKAGE OUTLINE DIMENSION in page 10	May.7.2010
Rev. 2.8	Revised ORDERING INFORMATION in page 12 Revised PACKAGE OUTLINE DIMENSION in page 9	Aug.25.2010
Rev. 2.9	Deleted WRITE CYCLE Notes :	Jun.28.2016
Rev. 2.10	1. WE#, CE# must be high or CE2 must be low during all address transitions in page 6 Corrected ORDERING INFORMATION Typo in page 13.	Jul.21.2016

FEATURES

- Fast access time : 35/55/70ns
- Low power consumption:
Operating current : 20/15/10mA (TYP.)
Standby current : 1 μ A (TYP.)
- Single 2.7~5.5V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data retention voltage : 1.5V (MIN.)
- **Green package available**
- Package : 28-pin 600 mil PDIP
28-pin 330 mil SOP
28-pin 8mm x 13.4mm sTSOP
28-pin 300 mil Skinny PDIP

GENERAL DESCRIPTION

The LY6264 is a 65,536-bit low power CMOS static random access memory organized as 8,192 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY6264 is well designed for very low power system applications, and particularly well suited for battery back-up nonvolatile memory application.

The LY6264 operates from a single power supply of 2.7~5.5V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY


Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation	
				Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)
LY6264	0 ~ 70°C	2.7 ~ 5.5V	35/55/70ns	1 μ A	20/15/10mA
LY6264(E)	-20 ~ 80°C	2.7 ~ 5.5V	35/55/70ns	1 μ A	20/15/10mA
LY6264(I)	-40 ~ 85°C	2.7 ~ 5.5V	35/55/70ns	1 μ A	20/15/10mA

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A12	Address Inputs
DQ0 - DQ7	Data Inputs/Outputs
CE#, CE2	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on Vcc relative to Vss	V _{T1}	-0.5 to 6.5	V
Voltage on any other pin relative to Vss	V _{T2}	-0.5 to Vcc+0.5	V
Operating Temperature	T _A	0 to 70(C grade)	°C
		-20 to 80(E grade)	
		-40 to 85(I grade)	
Storage Temperature	T _{STG}	-65 to 150	°C
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	H	X	X	X	High-Z	I _{SB} , I _{SB1}
	X	L	X	X	High-Z	I _{SB} , I _{SB1}
Output Disable	L	H	H	H	High-Z	I _{CC} , I _{CC1}
Read	L	H	L	H	D _{OUT}	I _{CC} , I _{CC1}
Write	L	H	X	L	D _{IN}	I _{CC} , I _{CC1}

Note: H = V_{IH}, L = V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ^{*4}	MAX.	UNIT		
Supply Voltage	V _{CC}		2.7	3.3	5.5	V		
Input High Voltage	V _{IH} ^{*1}		2.4	-	V _{CC} +0.5	V		
Input Low Voltage	V _{IL} ^{*2}	V _{CC} =2.7~3.6V	-0.5	-	0.6	V		
		V _{CC} =4.5~5.5V	-0.5	-	0.8	V		
Input Leakage Current	I _{LI}	V _{CC} ≥ V _{IN} ≥ V _{SS}	-1	-	1	μA		
Output Leakage Current	I _{LO}	V _{CC} ≥ V _{OUT} ≥ V _{SS} , Output Disabled	-1	-	1	μA		
Output High Voltage	V _{OH}	I _{OH} = -1mA	2.4	3.0	-	V		
Output Low Voltage	V _{OL}	I _{OL} = 2mA	-	-	0.4	V		
Average Operating Power supply Current	I _{CC}	Cycle time = Min. CE# = V _{IL} and CE2 = V _{IH} , I _{I/O} = 0mA Other pins at V _{IL} or V _{IH}	-35	-	20	50	mA	
			-55	-	15	45	mA	
			-70	-	10	40	mA	
	I _{CC1}	Cycle time = 1μs CE# ≤ 0.2V and CE2 ≥ V _{CC} -0.2V,, I _{I/O} = 0mA other pins at 0.2V or V _{CC} -0.2V	-	3	10	mA		
Standby Power Supply Current	I _{SB}	CE# = V _{IH} or CE2 = V _{IL} Other pins at V _{IL} or V _{IH}	-	1	3	mA		
			I _{SB1}	CE# ≥ V _{CC} -0.2V or CE2 ≤ 0.2V Others at 0.2V or V _{CC} - 0.2V	LL	-	1	20
	LLE/LLI	-			1	30	μA	
	SL ^{*5}	25°C			-	1	3	μA
	SLE ^{*5}				-	1.5	4	μA
	SLI ^{*5}	40°C			-	1	10	μA
	SL		-	1	20	μA		
SLE/SLI	-	1	20	μA				

Notes:

- V_{IH}(max) = V_{CC} + 3.0V for pulse width less than 10ns.
- V_{IL}(min) = V_{SS} - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.
Typical valued are measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C
- This parameter is measured at V_{CC} = 3.0V

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C_{IN}	-	6	pF
Input/Output Capacitance	$C_{I/O}$	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to $V_{CC} - 0.2V$
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 50\text{pF} + 1\text{TTL}$, $I_{OH}/I_{OL} = -1\text{mA}/2\text{mA}$



AC ELECTRICAL CHARACTERISTICS
(1) READ CYCLE

PARAMETER	SYM.	LY6264-35		LY6264-55		LY6264-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t_{RC}	35	-	55	-	70	-	ns
Address Access Time	t_{AA}	-	35	-	55	-	70	ns
Chip Enable Access Time	t_{ACE}	-	35	-	55	-	70	ns
Output Enable Access Time	t_{OE}	-	25	-	30	-	35	ns
Chip Enable to Output in Low-Z	t_{CLZ}^*	10	-	10	-	10	-	ns
Output Enable to Output in Low-Z	t_{OLZ}^*	5	-	5	-	5	-	ns
Chip Disable to Output in High-Z	t_{CHZ}^*	-	15	-	20	-	25	ns
Output Disable to Output in High-Z	t_{OHZ}^*	-	15	-	20	-	25	ns
Output Hold from Address Change	t_{OH}	10	-	10	-	10	-	ns



(2) WRITE CYCLE

PARAMETER	SYM.	LY6264-35		LY6264-55		LY6264-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t_{WC}	35	-	55	-	70	-	ns
Address Valid to End of Write	t_{AW}	30	-	50	-	60	-	ns
Chip Enable to End of Write	t_{CW}	30	-	50	-	60	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t_{WP}	25	-	45	-	55	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	ns
Data to Write Time Overlap	t_{DW}	20	-	25	-	30	-	ns
Data Hold from End of Write Time	t_{DH}	0	-	0	-	0	-	ns
Output Active from End of Write	t_{OW}^*	5	-	5	-	5	-	ns
Write to Output in High-Z	t_{WHZ}^*	-	15	-	20	-	25	ns

*These parameters are guaranteed by device characterization, but not production tested.

TIMING WAVEFORMS
READ CYCLE 1 (Address Controlled) (1,2)

READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)

Notes :

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low., CE2 = high.
3. Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise tAA is the limiting parameter.
4. tCLZ, tOLZ, tCHZ and toHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.
5. At any given temperature and voltage condition, tCHZ is less than tCLZ, toHZ is less than tOLZ.



WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)

WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)

Notes :

1. A write occurs during the overlap of a low CE#, high CE2, low WE#.
2. During a WE#-controlled write cycle with OE# low, twp must be greater than twhz + tdw to allow the drivers to turn off and data to be placed on the bus.
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the CE# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
5. tow and twhz are specified with CL = 5pF. Transition is measured ±500mV from steady state.

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
V _{CC} for Data Retention	V _{DR}	CE# ≥ V _{CC} - 0.2V or CE2 ≤ 0.2V	1.5	-	5.5	V		
Data Retention Current	I _{DR}	V _{CC} = 1.5V CE# ≥ V _{CC} - 0.2V or CE2 ≤ 0.2V Othersat 0.2V or V _{CC} -0.2V	LL/LLE/LLI	-	0.5	20	μA	
			SL	25°C	-	0.5	2	μA
			SLE		-	1	3	μA
			SLI	40°C	-	0.5	8	μA
			SLE/SLI		-	0.5	15	μA
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)	0	-	-	ns		
Recovery Time	t _R		t _{RC} *	-	-	ns		


 t_{RC}* = Read Cycle Time

DATA RETENTION WAVEFORM
Low V_{CC} Data Retention Waveform (1) (CE# controlled)

Low V_{CC} Data Retention Waveform (2) (CE2 controlled)




PACKAGE OUTLINE DIMENSION


28 pin 600 mil PDIP Package Outline Dimension




SYM.	UNIT	INCH.(BASE)	MM(REF)
A1		0.010 (MIN)	0.254 (MIN)
A2		0.150±0.005	3.810±0.127
B		0.020 (MAX)	0.508(MAX)
B1		0.055 (MAX)	1.397(MAX)
c		0.012 (MAX)	0.304 (MAX)
D		1.430 (MAX)	36.322 (MAX)
E		0.6 (TYP)	15.24 (TYP)
E1		0.52 (MAX)	13.208 (MAX)
e		0.100 (TYP)	2.540(TYP)
eB		0.625 (MAX)	15.87 (MAX)
L		0.180(MAX)	4.572(MAX)
S		0.06 (MAX)	1.524 (MAX)
Q1		0.08(MAX)	2.032(MAX)
Θ		15°(MAX)	15°(MAX)




28 pin 330 mil SOP Package Outline Dimension



SYM.	UNIT	INCH(BASE)	MM(REF)
A		0.120(MAX)	3.048(MAX)
A1		0.002(MIN)	0.05(MIN)
A2		0.098±0.005	2.489±0.127
b		0.016(TYP)	0.406(TYP)
c		0.010(TYP)	0.254(TYP)
D		0.728(MAX)	18.491(MAX)
E		0.340(MAX)	8.636(MAX)
E1		0.465±0.012	11.811±0.305
e		0.050(TYP)	1.270(TYP)
L		0.038(MAX)	0.965(MAX)
L1		0.067±0.008	1.702 ±0.203
S		0.047(MAX)	1.194(MAX)
y		0.004(MAX)	0.102(MAX)
Ø		0°~10°	0°~10°

28 pin 8x13.4mm sTSP Package Outline Dimension


SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.00	1.10	1.20	0.040	0.043	0.047
A1	0.05	-	0.15	0.002	-	0.006
A2	0.91	1.00	1.05	0.036	0.039	0.041
b	0.17	0.22	0.27	0.007	0.009	0.011
c	0.07	0.15	0.23	0.003	0.006	0.009
HD	13.20	13.40	13.60	0.520	0.528	0.535
D	11.60	11.80	12.00	0.457	0.465	0.472
E	7.80	8.00	8.20	0.307	0.315	0.323
e	-	0.55	-	-	0.0216	-
L	0.30	0.50	0.70	0.012	0.020	0.028
L1	0.675	-	-	0.027	-	-
Y	0.00	-	0.076	0.000	-	0.003
θ	0°	3°	5°	0°	3°	5°

28 pin 300 mil PDIP Package Outline Dimension


SYMBOLS	MIN.	NOR.	MAX.
A	—	—	0.210
A1	0.015	—	—
A2	0.125	0.130	0.135
D	1.385	1.390	1.400
E	0.310 BSC		
E1	0.283	0.288	0.293
L	0.115	0.130	0.150
eB	0.330	0.350	0.370
θ°	0	7	15

UNIT : INCH

NOTE:

1. JEDEC OUTLINE : MS-D15 AH



ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
28-pin 600mil PDIP	35	Ultra Low Power	0°C~70°C	Tube	LY6264PL-35LL
			-20°C~80°C	Tube	LY6264PL-35LLE
			-40°C~85°C	Tube	LY6264PL-35LLI
		Special Ultra Low Power	0°C~70°C	Tube	LY6264PL-35SL
			-20°C~80°C	Tube	LY6264PL-35SLE
			-40°C~85°C	Tube	LY6264PL-35SLI
	55	Ultra Low Power	0°C~70°C	Tube	LY6264PL-55LL
			-20°C~80°C	Tube	LY6264PL-55LLE
			-40°C~85°C	Tube	LY6264PL-55LLI
		Special Ultra Low Power	0°C~70°C	Tube	LY6264PL-55SL
			-20°C~80°C	Tube	LY6264PL-55SLE
			-40°C~85°C	Tube	LY6264PL-55SLI
	70	Ultra Low Power	0°C~70°C	Tube	LY6264PL-70LL
			-20°C~80°C	Tube	LY6264PL-70LLE
			-40°C~85°C	Tube	LY6264PL-70LLI
Special Ultra Low Power		0°C~70°C	Tube	LY6264PL-70SL	
		-20°C~80°C	Tube	LY6264PL-70SLE	
		-40°C~85°C	Tube	LY6264PL-70SLI	

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
28-pin 330mil SOP	35	Ultra Low Power	0°C~70°C	Tube	LY6264SL-35LL
				Tape Reel	LY6264SL-35LLT
			-20°C~80°C	Tube	LY6264SL-35LLE
				Tape Reel	LY6264SL-35LLET
			-40°C~85°C	Tube	LY6264SL-35LLI
				Tape Reel	LY6264SL-35LLIT
		Special Ultra Low Power	0°C~70°C	Tube	LY6264SL-35SL
				Tape Reel	LY6264SL-35SLT
			-20°C~80°C	Tube	LY6264SL-35SLE
				Tape Reel	LY6264SL-35SLET
			-40°C~85°C	Tube	LY6264SL-35SLI
				Tape Reel	LY6264SL-35SLIT
	55	Ultra Low Power	0°C~70°C	Tube	LY6264SL-55LL
				Tape Reel	LY6264SL-55LLT
			-20°C~80°C	Tube	LY6264SL-55LLE
				Tape Reel	LY6264SL-55LLET
			-40°C~85°C	Tube	LY6264SL-55LLI
				Tape Reel	LY6264SL-55LLIT
		Special Ultra Low Power	0°C~70°C	Tube	LY6264SL-55SL
				Tape Reel	LY6264SL-55SLT
			-20°C~80°C	Tube	LY6264SL-55SLE
				Tape Reel	LY6264SL-55SLET
			-40°C~85°C	Tube	LY6264SL-55SLI
				Tape Reel	LY6264SL-55SLIT
70	Ultra Low Power	0°C~70°C	Tube	LY6264SL-70LL	
			Tape Reel	LY6264SL-70LLT	
		-20°C~80°C	Tube	LY6264SL-70LLE	
			Tape Reel	LY6264SL-70LLET	
		-40°C~85°C	Tube	LY6264SL-70LLI	
			Tape Reel	LY6264SL-70LLIT	
	Special Ultra Low Power	0°C~70°C	Tube	LY6264SL-70SL	
			Tape Reel	LY6264SL-70SLT	
		-20°C~80°C	Tube	LY6264SL-70SLE	
			Tape Reel	LY6264SL-70SLET	
		-40°C~85°C	Tube	LY6264SL-70SLI	
			Tape Reel	LY6264SL-70SLIT	

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
28-pin 8mmx13.4mm sTSOP	35	Ultra Low Power	0°C~70°C	Tray	LY6264RL-35LL
				Tape Reel	LY6264RL-35LLT
			-20°C~80°C	Tray	LY6264RL-35LLE
				Tape Reel	LY6264RL-35LLET
			-40°C~85°C	Tray	LY6264RL-35LLI
				Tape Reel	LY6264RL-35LLIT
		Special Ultra Low Power	0°C~70°C	Tray	LY6264RL-35SL
				Tape Reel	LY6264RL-35SLT
			-20°C~80°C	Tray	LY6264RL-35SLE
				Tape Reel	LY6264RL-35SLET
			-40°C~85°C	Tray	LY6264RL-35SLI
				Tape Reel	LY6264RL-35SLIT
	55	Ultra Low Power	0°C~70°C	Tray	LY6264RL-55LL
				Tape Reel	LY6264RL-55LLT
			-20°C~80°C	Tray	LY6264RL-55LLE
				Tape Reel	LY6264RL-55LLET
			-40°C~85°C	Tray	LY6264RL-55LLI
				Tape Reel	LY6264RL-55LLIT
		Special Ultra Low Power	0°C~70°C	Tray	LY6264RL-55SL
				Tape Reel	LY6264RL-55SLT
			-20°C~80°C	Tray	LY6264RL-55SLE
				Tape Reel	LY6264RL-55SLET
			-40°C~85°C	Tray	LY6264RL-55SLI
				Tape Reel	LY6264RL-55SLIT
70	Ultra Low Power	0°C~70°C	Tray	LY6264RL-70LL	
			Tape Reel	LY6264RL-70LLT	
		-20°C~80°C	Tray	LY6264RL-70LLE	
			Tape Reel	LY6264RL-70LLET	
		-40°C~85°C	Tray	LY6264RL-70LLI	
			Tape Reel	LY6264RL-70LLIT	
	Special Ultra Low Power	0°C~70°C	Tray	LY6264RL-70SL	
			Tape Reel	LY6264RL-70SLT	
		-20°C~80°C	Tray	LY6264RL-70SLE	
			Tape Reel	LY6264RL-70SLET	
		-40°C~85°C	Tray	LY6264RL-70SLI	
			Tape Reel	LY6264RL-70SLIT	

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
28-pin 300mil PDIP	35	Ultra Low Power	0°C ~70°C	Tube	LY6264DL-35LL
			-20°C ~80°C	Tube	LY6264DL-35LLE
			-40°C ~85°C	Tube	LY6264DL-35LLI
		Special Ultra Low Power	0°C ~70°C	Tube	LY6264DL-35SL
			-20°C ~80°C	Tube	LY6264DL-35SLE
			-40°C ~85°C	Tube	LY6264DL-35SLI
	55	Ultra Low Power	0°C ~70°C	Tube	LY6264DL-55LL
			-20°C ~80°C	Tube	LY6264DL-55LLE
			-40°C ~85°C	Tube	LY6264DL-55LLI
		Special Ultra Low Power	0°C ~70°C	Tube	LY6264DL-55SL
			-20°C ~80°C	Tube	LY6264DL-55SLE
			-40°C ~85°C	Tube	LY6264DL-55SLI
	70	Ultra Low Power	0°C ~70°C	Tube	LY6264DL-70LL
			-20°C ~80°C	Tube	LY6264DL-70LLE
			-40°C ~85°C	Tube	LY6264DL-70LLI
Special Ultra Low Power		0°C ~70°C	Tube	LY6264DL-70SL	
		-20°C ~80°C	Tube	LY6264DL-70SLE	
		-40°C ~85°C	Tube	LY6264DL-70SLI	



Lyontek Inc.

LY6264

Rev. 2.10

8K X 8 BIT LOW POWER CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [SRAM](#) category:

Click to view products by [Lyontek](#) manufacturer:

Other Similar products are found below :

[CY6116A-35DMB](#) [CY7C1049GN-10VXI](#) [CY7C1461KV33-133AXI](#) [GS8161Z36DD-200I](#) [GS88237CB-200I](#) [RMLV0408EGSB-4S2#AA0](#)
[IS64WV3216BLL-15CTLA3](#) [IS66WVE4M16ECLL-70BLI](#) [PCF8570P](#) [K6F2008V2E-LF70000](#) [K6T4008C1B-GB70](#) [CY7C1353S-100AXC](#)
[AS6C8016-55BIN](#) [AS7C164A-15PCN](#) [515712X](#) [IS62WV51216EBLL-45BLI](#) [IS63WV1288DBLL-10HLI](#) [IS66WVE2M16ECLL-70BLI](#)
[70V639S10BCG](#) [IS66WVE4M16EALL-70BLI](#) [IS61WV102416DBLL-10TLI](#) [CY7C1381KV33-100AXC](#) [CY7C1460KV25-200BZI](#)
[CY7C1373KV33-100AXC](#) [CY7C1381KVE33-133AXI](#) [CY7C4121KV13-600FCXC](#) [GS882Z18CD-150I](#) [IS61WV102416DBLL-10BLI](#)
[IS66WVC2M16ECLL-7010BLI](#) [7140LA35PDG](#) [CY7C1380KV33-250AXC](#) [AS6C8016-55BINTR](#) [CY7C1370KV33-250AXC](#)
[CY7C1370KVE33-167AXI](#) [AS7C34096B-10TIN](#) [AS6C8016-55TIN](#) [IS62WV25616EALL-55TLI](#) [GS8128418B-167IV](#) [CY7C1460KV25-](#)
[200BZXI](#) [CY7C1460KV25-167BZXI](#) [CY7C1315KV18-333BZXC](#) [CY7C1370KV25-200AXC](#) [71421LA55JI8](#) [CY62158G30-45ZSXI](#)
[CY62157G30-45ZSXI](#) [RMLV3216AGSD-5S2#AA0](#) [CY62187G30-55BAXI](#) [CY62157G30-45ZXI](#) [71V016SA20YGI](#) [71V124SA15YGI8](#)