



REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issue	Jul.25.2004
Rev. 1.1	Revised Package Outline Dimension(TSOP-II)	Apr.12.2007
Rev. 1.2	Added I _{SB1} /I _{DR} values when T _A = 25°C and T _A = 40°C Added SL grade Deleted L grade Revised FEATURES & ORDERING INFORMATION Lead free and green package available to Green package available Added packing type in ORDERING INFORMATION Revised V _{TERM} to V _{T1} and V _{T2} Deleted T _{SOLDER} in ABSOLUTE MAXIMUM RATINGS	Mar.30.2009
Rev. 1.3	Revised PACKAGE OUTLINE DIMENSION in page 10	May.6.2010
Rev. 1.4	Revised ORDERING INFORMATION in page 11	Aug.30.2010
Rev. 1.5	Rephrased WRITE CYCLE Notes 1,2 of TIMING WAVEFORMS in page 8	May.5.2016
Rev. 1.6	Correct ORDERING INFORMATION Typo.	May.20.2016
Rev. 1.7	Revised PIN DESCRIPTION in page 1	Mar.06.2017
Rev. 1.8	Revised TEST CONDITION /TYP. /MAX. of I _{CC} Revised to _E in AC ELECTRICAL CHARACTERISTICS	May.04.2017

FEATURES

- Fast access time : 45/55/70ns
- Low power consumption:
 - Operating current : 17/14/11mA (TYP.)
 - Standby current : 1 μ A (TYP.) LL/SL -version
- Single 2.7V ~ 3.6V power supply
- All inputs and outputs TTL compatible
- Fully static operation
- Tri-state output
- Data byte control : LB# (DQ0 ~ DQ7)
UB# (DQ8 ~ DQ15)
- Data retention voltage : 1.5V (MIN.)
- **Green package available**
- Package : 44-pin 400mil TSOP II
48-ball 6mm x 8mm TFBGA

GENERAL DESCRIPTION

The LY62L12816 is a 2,097,152-bit low power CMOS static random access memory organized as 131,072 words by 16 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY62L12816 is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The LY62L12816 operates from a single power supply of 2.7V ~ 3.6V and all inputs and outputs are fully TTL compatible.

PRODUCT FAMILY

Product Family	Operating Temperature	V _{cc} Range	Speed	Power Dissipation	
				Standby(I _{SB1} , TYP.)	Operating(I _{CC} , TYP.)
LY62L12816	0 ~ 70°C	2.7 ~ 3.6V	45/55/70ns	1 μ A	17/14/11mA
LY62L12816(E)	-20 ~ 80°C	2.7 ~ 3.6V	45/55/70ns	1 μ A	17/14/11mA
LY62L12816(I)	-40 ~ 85°C	2.7 ~ 3.6V	45/55/70ns	1 μ A	17/14/11mA




FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
DQ0 - DQ15	Data Inputs/Outputs
CE#	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
V _{cc}	Power Supply
V _{ss}	Ground
NC	No Connection

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V _{CC} relative to V _{SS}	V _{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to V _{SS}	V _{T2}	-0.5 to V _{CC} +0.5	V
Operating Temperature	T _A	0 to 70(C grade)	°C
		-20 to 80(E grade)	
		-40 to 85(I grade)	
Storage Temperature	T _{STG}	-65 to 150	°C
Power Dissipation	P _D	1	W
DC Output Current	I _{OUT}	50	mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	LB#	UB#	I/O OPERATION		SUPPLY CURRENT
						DQ0 - DQ7	DQ8 - DQ15	
Standby	H	X	X	X	X	High-Z	High-Z	I _{SB} , I _{SB1}
	X	X	X	H	H	High-Z	High-Z	
Output Disable	L	H	H	L	X	High-Z	High-Z	I _{CC} , I _{CC1}
	L	H	H	X	L	High-Z	High-Z	
Read	L	L	H	L	H	D _{OUT}	High-Z	I _{CC} , I _{CC1}
	L	L	H	H	L	High-Z	D _{OUT}	
	L	L	H	L	L	D _{OUT}	D _{OUT}	
Write	L	X	L	L	H	D _{IN}	High-Z	I _{CC} , I _{CC1}
	L	X	L	H	L	High-Z	D _{IN}	
	L	X	L	L	L	D _{IN}	D _{IN}	

Note: H = V_{IH}, L = V_{IL}, X = Don't care.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP. ^{*4}	MAX.	UNIT		
Supply Voltage	V _{CC}		2.7	3.0	3.6	V		
Input High Voltage	V _{IH} ^{*1}		2.2	-	V _{CC} +0.3	V		
Input Low Voltage	V _{IL} ^{*2}		- 0.2	-	0.6	V		
Input Leakage Current	I _{LI}	V _{CC} ≥ V _{IN} ≥ V _{SS}	- 1	-	1	μA		
Output Leakage Current	I _{LO}	V _{CC} ≥ V _{OUT} ≥ V _{SS} , Output Disabled	- 1	-	1	μA		
Output High Voltage	V _{OH}	I _{OH} = -1mA	2.2	2.7	-	V		
Output Low Voltage	V _{OL}	I _{OL} = 2mA	-	-	0.4	V		
Average Operating Power supply Current	I _{CC}	Cycle time = MIN. CE# = 0.2V and CE2 ≥ V _{CC} -0.2V, I _{I/O} = 0mA Other pins at 0.2V or V _{CC} - 0.2V	- 45	-	17	32	mA	
			- 55	-	14	25	mA	
			- 70	-	11	20	mA	
	I _{CC1}	Cycle time = 1μs CE# = 0.2V , I _{I/O} = 0mA Other pins at 0.2V or V _{CC} - 0.2V	-	4	5	mA		
Standby Power Supply Current	I _{SB}	CE# = V _{IH} , other pins at V _{IL} or V _{IH}	-	0.3	0.5	mA		
	I _{SB1}	CE# ≥ V _{CC} - 0.2V Others at 0.2V or V _{CC} - 0.2V	LL	-	1	10	μA	
			LLE/LLI	-	1	20	μA	
			SL ^{*5}	25°C	-	1	3	μA
			SLE ^{*5}		-	1	3	μA
			SLI ^{*5}	40°C	-	1	3	μA
			SL		-	1	10	μA
SLE/SLI		-	1	15	μA			

Notes:

- V_{IH}(max) = V_{CC} + 3.0V for pulse width less than 10ns.
- V_{IL}(min) = V_{SS} - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.
Typical values are measured at V_{CC} = V_{CC}(TYP.) and T_A = 25°C
- This parameter is measured at V_{CC} = 3.0V

CAPACITANCE (T_A = 25°C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C _{IN}	-	6	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L = 30pF + 1TTL, I _{OH} /I _{OL} = -1mA/2mA



AC ELECTRICAL CHARACTERISTICS
(1) READ CYCLE

PARAMETER	SYM.	LY62L12816-45		LY62L12816-55		LY62L12816-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t _{RC}	45	-	55	-	70	-	ns
Address Access Time	t _{AA}	-	45	-	55	-	70	ns
Chip Enable Access Time	t _{ACE}	-	45	-	55	-	70	ns
Output Enable Access Time	t _{OE}	-	20	-	25	-	30	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	10	-	10	-	10	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	5	-	5	-	5	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	15	-	20	-	25	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	15	-	20	-	25	ns
Output Hold from Address Change	t _{OH}	10	-	10	-	10	-	ns
LB#, UB# Access Time	t _{BA}	-	45	-	55	-	70	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	20	-	25	-	30	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	10	-	10	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY62L12816-45		LY62L12816-55		LY62L12816-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t _{WC}	45	-	55	-	70	-	ns
Address Valid to End of Write	t _{AW}	40	-	50	-	60	-	ns
Chip Enable to End of Write	t _{CW}	40	-	50	-	60	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	0	-	ns
Write Pulse Width	t _{WP}	35	-	45	-	55	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	20	-	25	-	30	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	0	-	ns
Output Active from End of Write	t _{OW} *	5	-	5	-	5	-	ns
Write to Output in High-Z	t _{WHZ} *	-	15	-	20	-	25	ns
LB#, UB# Valid to End of Write	t _{BW}	35	-	45	-	60	-	ns


*These parameters are guaranteed by device characterization, but not production tested.

TIMING WAVEFORMS
READ CYCLE 1 (Address Controlled) (1,2)

READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)

Notes :


1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.
3. Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise tAA is the limiting parameter.
4. tCLZ, tBLZ, tOLZ, tCHZ, tBHZ and tOHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.
5. At any given temperature and voltage condition, tCHZ is less than tCLZ, tBHZ is less than tBLZ, tOHZ is less than tOLZ.




WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)





WRITE CYCLE 3 (LB#,UB# Controlled) (1,2,5,6)

Notes :


1. A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
2. All address transitions should not occur during the write period.
3. During a WE# controlled write cycle with OE# low, t_{WP} must be greater than $t_{WHZ} + t_{DW}$ to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
6. t_{OW} and t_{WHZ} are specified with $C_L = 5\text{pF}$. Transition is measured $\pm 500\text{mV}$ from steady state.

DATA RETENTION CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
V _{CC} for Data Retention	V _{DR}	CE# ≥ V _{CC} - 0.2V	1.5	-	3.6	V		
Data Retention Current	I _{DR}	V _{CC} = 1.5V, CE# ≥ V _{CC} - 0.2V Others at 0.2V or V _{CC} -0.2V	LL	-	0.5	5	μA	
			LLE/LLI	-	0.5	10	μA	
			SL	25°C	-	0.5	3	μA
			SLE	40°C	-	0.5	3	μA
			SLI	-	-	0.5	3	μA
			SL	-	-	0.5	5	μA
Chip Disable to Data Retention Time	t _{CDR}	See Data Retention Waveforms (below)	0	-	-	ns		
Recovery Time	t _R		t _{RC} *	-	-	ns		

 t_{RC}* = Read Cycle Time

DATA RETENTION WAVEFORM
Low V_{CC} Data Retention Waveform (1) (CE# controlled)

Low V_{CC} Data Retention Waveform (2) (LB#, UB# controlled)


PACKAGE OUTLINE DIMENSION
44-pin 400 mil TSOP II Package Outline Dimension


SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN MILS		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	-	-	1.20	-	-	47.2
A1	0.05	0.10	0.15	2.0	3.9	5.9
A2	0.95	1.00	1.05	37.4	39.4	41.3
b	0.30	-	0.45	11.8	-	17.7
c	0.12	-	0.21	4.7	-	8.3
D	18.212	18.415	18.618	717	725	733
E	11.506	11.760	12.014	453	463	473
E1	9.957	10.160	10.363	392	400	408
e	-	0.800	-	-	31.5	-
L	0.40	0.50	0.60	15.7	19.7	23.6
ZD	-	0.805	-	-	31.7	-
y	-	-	0.076	-	-	3
θ	0°	3°	6°	0°	3°	6°

48-ball 6mm x 8mm TFBGA Package Outline Dimension




ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
44-pin (400mil) TSOP II	45	Special Ultra Low Power	0°C ~70°C	Tray	LY62L12816ML-45SL
				Tape Reel	LY62L12816ML-45SLT
			-20°C ~80°C	Tray	LY62L12816ML-45SLE
				Tape Reel	LY62L12816ML-45SLET
			-40°C ~85°C	Tray	LY62L12816ML-45SLI
				Tape Reel	LY62L12816ML-45SLIT
		Ultra Low Power	0°C ~70°C	Tray	LY62L12816ML-45LL
				Tape Reel	LY62L12816ML-45LLT
			-20°C ~80°C	Tray	LY62L12816ML-45LLE
				Tape Reel	LY62L12816ML-45LLET
			-40°C ~85°C	Tray	LY62L12816ML-45LLI
				Tape Reel	LY62L12816ML-45LLIT
	55	Special Ultra Low Power	0°C ~70°C	Tray	LY62L12816ML-55SL
				Tape Reel	LY62L12816ML-55SLT
			-20°C ~80°C	Tray	LY62L12816ML-55SLE
				Tape Reel	LY62L12816ML-55SLET
			-40°C ~85°C	Tray	LY62L12816ML-55SLI
				Tape Reel	LY62L12816ML-55SLIT
		Ultra Low Power	0°C ~70°C	Tray	LY62L12816ML-55LL
				Tape Reel	LY62L12816ML-55LLT
			-20°C ~80°C	Tray	LY62L12816ML-55LLE
				Tape Reel	LY62L12816ML-55LLET
			-40°C ~85°C	Tray	LY62L12816ML-55LLI
				Tape Reel	LY62L12816ML-55LLIT
70	Special Ultra Low Power	0°C ~70°C	Tray	LY62L12816ML-70SL	
			Tape Reel	LY62L12816ML-70SLT	
		-20°C ~80°C	Tray	LY62L12816ML-70SLE	
			Tape Reel	LY62L12816ML-70SLET	
		-40°C ~85°C	Tray	LY62L12816ML-70SLI	
			Tape Reel	LY62L12816ML-70SLIT	
	Ultra Low Power	0°C ~70°C	Tray	LY62L12816ML-70LL	
			Tape Reel	LY62L12816ML-70LLT	
		-20°C ~80°C	Tray	LY62L12816ML-70LLE	
			Tape Reel	LY62L12816ML-70LLET	
		-40°C ~85°C	Tray	LY62L12816ML-70LLI	
			Tape Reel	LY62L12816ML-70LLIT	



ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Lyontek Item No.
48-ball (6mm x 8mm) TFBGA	45	Special Ultra Low Power	0°C ~70°C	Tray	LY62L12816GL-45SL
				Tape Reel	LY62L12816GL-45SLT
			-20°C ~80°C	Tray	LY62L12816GL-45SLE
				Tape Reel	LY62L12816GL-45SLET
			-40°C ~85°C	Tray	LY62L12816GL-45SLI
				Tape Reel	LY62L12816GL-45SLIT
		Ultra Low Power	0°C ~70°C	Tray	LY62L12816GL-45LL
				Tape Reel	LY62L12816GL-45LLT
			-20°C ~80°C	Tray	LY62L12816GL-45LLE
				Tape Reel	LY62L12816GL-45LLET
			-40°C ~85°C	Tray	LY62L12816GL-45LLI
				Tape Reel	LY62L12816GL-45LLIT
	55	Special Ultra Low Power	0°C ~70°C	Tray	LY62L12816GL-55SL
				Tape Reel	LY62L12816GL-55SLT
			-20°C ~80°C	Tray	LY62L12816GL-55SLE
				Tape Reel	LY62L12816GL-55SLET
			-40°C ~85°C	Tray	LY62L12816GL-55SLI
				Tape Reel	LY62L12816GL-55SLIT
		Ultra Low Power	0°C ~70°C	Tray	LY62L12816GL-55LL
				Tape Reel	LY62L12816GL-55LLT
			-20°C ~80°C	Tray	LY62L12816GL-55LLE
				Tape Reel	LY62L12816GL-55LLET
			-40°C ~85°C	Tray	LY62L12816GL-55LLI
				Tape Reel	LY62L12816GL-55LLIT
70	Special Ultra Low Power	0°C ~70°C	Tray	LY62L12816GL-70SL	
			Tape Reel	LY62L12816GL-70SLT	
		-20°C ~80°C	Tray	LY62L12816GL-70SLE	
			Tape Reel	LY62L12816GL-70SLET	
		-40°C ~85°C	Tray	LY62L12816GL-70SLI	
			Tape Reel	LY62L12816GL-70SLIT	
	Ultra Low Power	0°C ~70°C	Tray	LY62L12816GL-70LL	
			Tape Reel	LY62L12816GL-70LLT	
		-20°C ~80°C	Tray	LY62L12816GL-70LLE	
			Tape Reel	LY62L12816GL-70LLET	
		-40°C ~85°C	Tray	LY62L12816GL-70LLI	
			Tape Reel	LY62L12816GL-70LLIT	



Lyontek Inc.

LY62L12816

Rev. 1.8

128K X 16 BIT LOW POWER CMOS SRAM

THIS PAGE IS LEFT BLANK INTENTIONALLY.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [SRAM](#) category:

Click to view products by [Lyontek](#) manufacturer:

Other Similar products are found below :

[CY6116A-35DMB](#) [CY7C1049GN-10VXI](#) [CY7C1461KV33-133AXI](#) [GS8161Z36DD-200I](#) [GS88237CB-200I](#) [RMLV0408EGSB-4S2#AA0](#)
[IS64WV3216BLL-15CTLA3](#) [IS66WVE4M16ECLL-70BLI](#) [PCF8570P](#) [K6F2008V2E-LF70000](#) [K6T4008C1B-GB70](#) [CY7C1353S-100AXC](#)
[AS6C8016-55BIN](#) [AS7C164A-15PCN](#) [515712X](#) [IS62WV51216EBLL-45BLI](#) [IS63WV1288DBLL-10HLI](#) [IS66WVE2M16ECLL-70BLI](#)
[70V639S10BCG](#) [IS66WVE4M16EALL-70BLI](#) [IS61WV102416DBLL-10TLI](#) [CY7C1381KV33-100AXC](#) [CY7C1460KV25-200BZI](#)
[CY7C1373KV33-100AXC](#) [CY7C1381KVE33-133AXI](#) [CY7C4121KV13-600FCXC](#) [GS882Z18CD-150I](#) [IS61WV102416DBLL-10BLI](#)
[IS66WVC2M16ECLL-7010BLI](#) [7140LA35PDG](#) [CY7C1380KV33-250AXC](#) [AS6C8016-55BINTR](#) [CY7C1370KV33-250AXC](#)
[CY7C1370KVE33-167AXI](#) [AS7C34096B-10TIN](#) [AS6C8016-55TIN](#) [IS62WV25616EALL-55TLI](#) [GS8128418B-167IV](#) [CY7C1460KV25-](#)
[200BZXI](#) [CY7C1460KV25-167BZXI](#) [CY7C1315KV18-333BZXC](#) [CY7C1370KV25-200AXC](#) [71421LA55JI8](#) [CY62158G30-45ZSXI](#)
[CY62157G30-45ZSXI](#) [RMLV3216AGSD-5S2#AA0](#) [CY62187G30-55BAXI](#) [CY62157G30-45ZXI](#) [71V016SA20YGI](#) [71V124SA15YGI8](#)