

SLP12N65SV / SLF12N65SV


680V N-Channel MOSFET

General Description

This Power MOSFET is produced using Maple semi's advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

- 12A, 680V, $R_{DS(on)Type} = 0.64\Omega @ V_{GS} = 10\text{ V}$
- Low gate charge (typical 45nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	SLP12N65SV	SLF12N65SV	Units
V_{DSS}	Drain-Source Voltage	680		V
I_D	Drain Current - Continuous ($T_c = 25^\circ\text{C}$)	12		A
	- Continuous ($T_c = 100^\circ\text{C}$)	6		A
I_{DM}	Drain Current - Pulsed	(Note 1)	40	A
V_{GSS}	Gate-Source Voltage		± 30	V
EAS	Single Pulsed Avalanche Energy	(Note 2)	550	mJ
I_{AR}	Avalanche Current	(Note 1)	12	A
E _{AR}	Repetitive Avalanche Energy	(Note 1)	36	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	2.1	V/ns
P_D	Power Dissipation ($T_c = 25^\circ\text{C}$)	-	41.7	W
	- Derate above 25°C	-	0.33	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Max		Units
		SLP12N65SV	SLF12N65SV	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	-	3.0	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	$^\circ\text{C}/\text{W}$

Package Marking

Part Number	Top Marking	Package	Packing Method	MOQ	QTY
SLP12N65SV	SLP12N65SV	T0-220C	Tube	1000	5000
SLF12N65SV	SLF12N65SV	T0-220F	Tube	1000	5000

Electrical Characteristics

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

Off Characteristics

BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	680	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C	--	-	--	$^\circ\text{C}$
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 650 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$	--	--	10	μA
		$V_{\text{DS}} = 520 \text{ V}$, $T_c = 125^\circ\text{C}$	--	--	100	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 30 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -30 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA

On Characteristics

$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = 250 \mu\text{A}$	2.0	--	4.0	V
$R_{\text{DS}(\text{on})}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}$, $I_D = 6 \text{ A}$	--	0.64	0.8	Ω
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 40 \text{ V}$, $I_D = 6 \text{ A}$ (Note 4)	--	11	--	S

Dynamic Characteristics

C_{iss}	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$	--	2230	--	pF
C_{oss}	Output Capacitance		--	370	--	pF
C_{rss}	Reverse Transfer Capacitance		--	130	--	pF

Switching Characteristics

$t_{\text{d}(\text{on})}$	Turn-On Delay Time	$V_{\text{DS}} = 320 \text{ V}$, $V_{\text{GS}} = 10 \text{ V}$, $I_D = 12 \text{ A}$, $R_G = 25 \Omega$ (Note 4, 5)	--	25	--	ns
t_r	Turn-On Rise Time		--	50	--	ns
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	45	--	ns
t_f	Turn-Off Fall Time		--	30	--	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 520 \text{ V}$, $I_D = 12 \text{ A}$, $V_{\text{GS}} = 10 \text{ V}$ (Note 4, 5)	--	45	--	nC
Q_{gs}	Gate-Source Charge		--	8.4	--	nC
Q_{gd}	Gate-Drain Charge		--	10	--	nC

Drain-Source Diode Characteristics and Maximum Ratings

I_s	Maximum Continuous Drain-Source Diode Forward Current	--	--	12	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current	--	--	40	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_s = 12 \text{ A}$	--	--	1.4
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}$, $I_s = 12 \text{ A}$, $dI_F / dt = 100 \text{ A/us}$ (Note 4)	--	300	--
Q_{rr}	Reverse Recovery Charge		--	2.0	--

Notes:

- Repetitive Rating : Pulse width limited by maximum junction temperature
- $L = 11\text{mH}$, $I_{AS} = 10\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$
- $I_{SD} \leq I_D$, $di/dt \leq 200\text{A/us}$, $V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
- Pulse Test : Pulse width $\leq 300\text{us}$, Duty cycle $\leq 2\%$
- Essentially independent of operating temperature

N-Channel Typical Characteristics




Figure 1. On-Region Characteristics






Figure 2. Transfer Characteristics



**Figure 3. On-Resistance Variation vs
Drain Current and Gate Voltage**



**Figure 4. Source Current vs
Source-Drain Voltage**




Figure 5.1 Capacitance Characteristics




Figure 5.2 Capacitance Characteristics

N-Channel Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Gate-Source Voltage




Figure 8. On-Resistance Variation vs Gate-Source Voltage




Figure 9. Maximum Safe Operating Area






Figure 10. Maximum Drain Current vs Case Temperature


Gate Charge Test Circuit & Waveform






Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms



TO-220C OUTLINE




NOTE:

1The plastic package is not marked as smooth
surfaceRa=0.1;Subglossy surfaceRa=0.8

2.Undeclared tolerance ± 0.25 , Unmarked filletRmax=0.25

TO-220F OUTLINE



NOTE:

1The plastic package is not marked as smooth
surfaceRa=0.1;Subglossy surfaceRa=0.8

2.Undeclared tolerance ± 0.25 ,Unmarked filletRmax=0.25

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Maplesemi manufacturer:

Other Similar products are found below :

[614233C](#) [648584F](#) [IRFD120](#) [IRFF430](#) [JANTX2N5237](#) [2N7000](#) [FCA20N60_F109](#) [FDZ595PZ](#) [AOD464](#) [2SK2267\(Q\)](#) [2SK2545\(Q,T\)](#)
[405094E](#) [423220D](#) [MIC4420CM-TR](#) [VN1206L](#) [614234A](#) [715780A](#) [SSM6J414TU,LF\(T\)](#) [751625C](#) [PSMN4R2-30MLD](#)
[TK31J60W5,S1VQ\(O\)](#) [2SK2614\(TE16L1,Q\)](#) [DMN1017UCP3-7](#) [EFC2J004NUZTDG](#) [FCAB21350L1](#) [P85W28HP2F-7071](#) [DMN1053UCP4-7](#)
[NTE2384](#) [NTE2969](#) [NTE6400A](#) [DMN2080UCB4-7](#) [DMN61D9UWQ-13](#) [US6M2GTR](#) [DMN31D5UDJ-7](#) [SSM6P54TU,LF](#) [DMP22D4UFO-7B](#) [IPS60R3K4CEAKMA1](#) [DMN1006UCA6-7](#) [DMN16M9UCA6-7](#) [STF5N65M6](#) [STU5N65M6](#) [C3M0021120D](#) [DMN13M9UCA6-7](#)
[BSS340NWH6327XTSA1](#) [MCM3400A-TP](#) [DMTH10H4M6SPS-13](#) [IRF40SC240ARMA1](#) [IPS60R1K0PFD7SAKMA1](#)
[IPS60R360PFD7SAKMA1](#) [IPS60R600PFD7SAKMA1](#)