## General Description

The DS1087L is a clock generator that produces a spread-spectrum (dithered) square-wave output of frequencies from 130 kHz to 66.6 MHz . The DS1087L is shipped from the factory programmed at a specific frequency and spread-spectrum percentage. The user still has access to an internal frequency divider, selectable $2 \%$ or $4 \%$ dithered output, and programmable output power-down/disable mode through a 2-wire programming interface. All the device settings are stored in nonvolatile (NV) EEPROM allowing it to operate in stand-alone applications. The DS1087L has powerdown and output-enable control pins for power-sensitive applications.

## Applications

## Printers

Copiers
PCs
Computer Peripherals
Cell Phones
Cable Modems

Features

- Factory Programmed Square-Wave Generator from 130 kHz to 66.6 MHz
- No External Timing Components Required
- EMI Reduction
- 2.7V to 3.6V Supply
- User Programmable Down to 130kHz with Divider (Dependent on Master Oscillator Frequency)
- 2\% or 4\% Selectable Dithered Output
- Glitchless Output-Enable Control
- 2-Wire Serial Interface
- Nonvolatile Settings
- Power-Down Mode
- Programmable Output Power-Down/Disable Mode

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| DS1087LU-yxx | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{SOP}(118$ mils $)$ |


| PART | FREQUENCY (MHz) | SPREAD (\%) |
| :---: | :---: | :---: |
| DS1087LU-202 | 2.0480 | 2 |
| DS1087LU-402 | 2.0480 | 4 |
| DS1087LU-210 | 10.0 | 2 |
| DS1087LU-216 | 16.6 | 2 |
| DS1087LU-266 | 66.6 | 2 |
| DS1087LU-466 | 66.6 | 4 |
| DS1087LU-yxx | Fixed up to 66.6 | 2 or 4 |

Custom frequencies and over 20 standard frequencies available, contact factory.

EconOscillator is a trademark of Dallas Semiconductor. Typical Operating Circuits appear at end of data sheet.

Pin Configuration

TOP VIEW


DEMICONDUCTOR
$\qquad$ Maxim Integrated Products

### 3.3V Spread-Spectrum EconOscillator

## ABSOLUTE MAXIMUM RATINGS

Voltage Range on Vcc Relative to Ground ..........-0.5V to +6.0 V Voltage Range on SPRD, $\overline{\text { PDN, }}$, OE, SDA, SCL

Relative to Ground* ................................-0.5V to (VCC +0.5 V )
Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
*This voltage must not exceed 6.0V.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED DC OPERATING CONDITIONS

$\left(\mathrm{VCC}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VCC | (Note 1) | 2.7 |  | 3.6 | V |
| High-Level Input Voltage <br> (SDA, SCL, SPRD, PDN, OE) | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{aligned} & 0.7 x \\ & V_{C C} \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}+ \\ 0.3 \end{gathered}$ | V |
| Low-Level Input Voltage (SDA, SCL, SPRD, $\overline{\text { PDN, }}$ OE) | VIL |  | -0.3 |  | $\begin{aligned} & 0.3 x \\ & V_{C C} \end{aligned}$ | V |

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITION | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| High-Level Output Voltage (OUT) | V OH | $\mathrm{IOH}^{\prime}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{min}$ | 2.4 |  | V |
| Low-Level Output Voltage (OUT) | VOL | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.4 | V |
| Low-Level Output Voltage (SDA) | Vol1 | 3 mA sink current | 0 | 0.4 | V |
|  | VOL2 | 6 mA sink current | 0 | 0.6 |  |
| High-Level Input Current | IIH | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ |  | 1 | $\mu \mathrm{A}$ |
| Low-Level Input Current | IIL | $\mathrm{V}_{\text {IL }}=0$ | -1 |  | $\mu \mathrm{A}$ |
| Supply Current (Active) | ICC | $C_{L}=15 \mathrm{pF}$ (output at $\mathrm{f}_{0}$ ) |  | 15 | mA |
| Standby Current (Power-Down) | ICCQ | Power-down mode |  | 5 | $\mu \mathrm{A}$ |

$\qquad$

### 3.3V Spread-Spectrum EconOscillator

## MASTER OSCILLATOR CHARACTERISTICS

$\left(\mathrm{VCC}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.)


## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=2.7 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency Stable After PRESCALER Change |  |  |  |  | 1 | period |
| Power-Up Time | $\begin{aligned} & \text { tPOR + } \\ & \text { tSTAB } \end{aligned}$ | (Note 6) |  | 0.1 | 0.5 | ms |
| Enable of OUT After Exiting Power-Down Mode | tstab |  |  |  | 500 | $\mu \mathrm{S}$ |
| OUT Disabled After Entering Power-Down Mode | tPDN |  |  |  | 1 | ms |
| Load Capacitance | CL | (Note 7) |  | 15 | 50 | pF |
| Output Duty Cycle (OUT) |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 45 |  | 55 | \% |

### 3.3V Spread-Spectrum EconOscillator

AC ELECTRICAL CHARACTERISTICS—2-WIRE INTERFACE
( $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITION | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL Clock Frequency | fSCL | Fast mode (Note 8) |  | 400 | kHz |
|  |  | Standard mode (Note 8) |  | 100 |  |
| Bus Free Time Between a STOP and START Condition | tBUF | Fast mode (Note 8) | 1.3 |  | $\mu \mathrm{s}$ |
|  |  | Standard mode (Note 8) | 4.7 |  |  |
| Hold Time (repeated) START Condition | thD:STA | Fast mode (Notes 8 and 9) | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | Standard mode (Notes 8 and 9) | 4.0 |  |  |
| LOW Period of SCL | tıow | Fast mode (Note 8) | 1.3 |  | $\mu \mathrm{s}$ |
|  |  | Standard mode (Note 8) | 4.7 |  |  |
| HIGH Period of SCL | thigh | Fast mode (Note 8) | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | Standard mode (Note 8) | 4.0 |  |  |
| Setup Time for a Repeated START | tSU:STA | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | Standard mode | 4.7 |  |  |
| Data Hold Time | thD:DAT | Fast mode (Notes 8, 10, and 11) | 0 | 0.9 | $\mu \mathrm{s}$ |
|  |  | Standard mode (Notes 8, 10, and 11) | 0 | 0.9 |  |
| Data Setup Time | tsu:DAT | Fast mode (Note 8) | 100 |  | ns |
|  |  | Standard mode (Note 8) | 250 |  |  |
| Rise Time of Both SDA and SCL Signals | tR | Fast mode (Note 12) | $20+0.1 C_{B}$ | 300 | ns |
|  |  | Standard mode (Note 12) | $20+0.1 C_{B}$ | 1000 |  |
| Fall Time of Both SDA and SCL Signals | $\mathrm{tF}_{\text {F }}$ | Fast mode (Note 12) | $20+0.1 C_{B}$ | 300 | ns |
|  |  | Standard mode (Note 12) | $20+0.1 C_{B}$ | 1000 |  |
| Setup Time for STOP | tsu:Sto | Fast mode | 0.6 |  | $\mu \mathrm{s}$ |
|  |  | Standard mode | 4.0 |  |  |
| Capacitive Load for Each Bus | СВ | (Note 12) |  | 400 | pF |
| NV Write Cycle Time | twR |  |  | 10 | ms |
| Input Capacitance | CI |  |  | 5 | pF |

## NONVOLATILE MEMORY CHARACTERISTICS

( $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V )

| PARAMETER | SYMBOL | CONDITION | MIN TYP | MAX |
| :--- | :--- | :--- | :--- | :--- |
| UNITS |  |  |  |  |
| Writes |  | $+70^{\circ} \mathrm{C}$ | 10,000 |  |

$\qquad$

### 3.3V Spread-Spectrum EconOscillator

Note 1: All voltages are referenced to ground.
Note 2: This is the absolute accuracy of the master oscillator frequency at the default settings.
Note 3: This is the change that is observed in master oscillator frequency with changes in voltage from nominal voltage at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 4: This is the percentage frequency change from the $+25^{\circ} \mathrm{C}$ frequency due to temperature at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$.
Note 5: The dither deviation of the master oscillator frequency is unidirectional and lower than the undithered frequency.
Note 6: This indicates the time elapsed between power-up and the output becoming active. An on-chip delay is intentionally introduced to allow the oscillator to stabilize. $\mathrm{t}_{\text {stab }}$ is equivalent to approximately 512 master clock cycles and depends on the programmed master oscillator frequency.
Note 7: Output voltage swings may be impaired at high frequencies combined with high output loading.
Note 8: A fast-mode device can be used in a standard-mode system, but the requirement $t_{\text {SU:DAT }}>250 \mathrm{~ns}$ must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line at least $t_{R ~ M A X ~}+t_{\text {SU:DAT }}=1000 \mathrm{~ns}+$ $250 \mathrm{~ns}=1250 \mathrm{~ns}$ before the SCL line is released.
Note 9: After this period, the first clock pulse is generated.
Note 10: A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to as the $\mathrm{V}_{\mathrm{IH} \text { MIN }}$ of the SCL signal) to bridge the undefined region of the falling edge of SCL.
Note 11: The maximum $t_{H D: D A T}$ need only be met if the device does not stretch the LOW period ( $t_{\text {LOW }}$ ) of the SCL signal.
Note 12: $\quad C_{B}$-total capacitance of one bus line, timing referenced to $0.9 \times \mathrm{V}_{\mathrm{CC}}$ and $0.1 \times \mathrm{V}_{\mathrm{CC}}$.
Note 13: Typical frequency shift due to aging is $\pm 0.5 \%$. Aging stressing includes Level 1 moisture reflow preconditioning ( 24 hr $+125^{\circ} \mathrm{C}$ bake, $168 \mathrm{hr} 85^{\circ} \mathrm{C} / 85 \% \mathrm{RH}$ moisture soak, and 3 solder reflow passes $+240+0 /-5^{\circ} \mathrm{C}$ peak) followed by 1000 hr $\max$ VCc biased $125^{\circ} \mathrm{CHTOL}, 1000$ temperature cycles at $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and $168 \mathrm{hr} 121^{\circ} \mathrm{C} / 2 \mathrm{ATM}$ Steam/Unbiased Autoclave.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


### 3.3V Spread-Spectrum EconOscillator

( $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


### 3.3V Spread-Spectrum EconOscillator

Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | OUT | Oscillator Output |
| 2 | SPRD | Dither Enable. When the pin is high, the dither is enabled. When the pin is low, the dither is disabled. |
| 3 | VCC | Power Supply |
| 4 | GND | Ground |
| 5 | OE | Output Enable. When the pin is high, the output buffer is enabled. When the pin is low, the output is <br> disabled but the internal master oscillator is still on. |
| 6 | $\overline{\text { PDN }}$ | Power-Down. When the pin is high, the master oscillator is enabled. When the pin is low, the master <br> oscillator is disabled (power-down mode). |
| 7 | SDA | 2-Wire Serial Data. This pin is for serial data transfer to and from the device. |
| 8 | SCL | 2-Wire Serial Clock. This pin is used to clock data into and out of the device. |



Figure 1. Functional Diagram

### 3.3V Spread-Spectrum EconOscillator

## Table 1. Register Summary

| REGISTER | ADDR | BINARY |  |  |  |  |  | FACTORY DEFAULT | ACCESS |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PRESCALER | O2h | $\mathrm{X}_{1}$ | $\mathrm{X}_{1}$ | $\frac{\text { LO/ }}{\text { HIZ }}$ | J0 | P3 | P2 | P1 | P0 | $110----\mathrm{b}$ | R/W |
| ADDR | ODh | $\mathrm{X}_{1}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{1}$ | WC | A2 | A1 | A0 | 11110000 b | R/W |
| WRITE EE | 3Fh | No Data |  |  |  |  |  | - | - |  |  |

$X_{1}=$ Don't care; read as one .

## Detailed Description

A block diagram of the DS1087L is shown in Figure 1.

## Output Frequency

The internal master oscillator can generate a square wave with a frequency range of 33.3 MHz to 66.6 MHz . The master oscillator frequency and output frequency are factory programmed, although the user can use the programmable divider to divide the master oscillator frequency by $2^{x}$ (where $x$ equals 0 to 8 ).

Output Control and Power-Down Two user control signals control the output. The outputenable pin, OE, gates the clock output buffer and the $\overline{\mathrm{PDN}}$ pin disables the master oscillator and turns off the output for power-sensitive applications (note: the power-down command must persist for at least two output frequency cycles plus $10 \mu$ s for deglitching purposes). On power-up, the output is disabled until power is stable and the master oscillator has generated 512 clock cycles.
Both controls feature a synchronous enable, which ensures there are no output glitches when the output is enabled. The synchronous enable also ensures a constant time interval (for a given frequency setting) from an enable signal to the first output transition.

## Spread Spectrum

The DS1087L can reduce radiated emission peaks. The output frequency can be dithered $2 \%$ or $4 \%$ below the


Figure 2. Output Frequency vs. Dither Rate
programmed frequency. Although the output frequency changes when the dither is enabled, the duty cycle does not change.
The dither is controlled by the JO bit in the PRESCALER register and enabled with the SPRD pin. The maximum spectral attenuation occurs when the prescaler is set to 1. The spectral attenuation is reduced by 2.7 dB for every factor of 2 that is used in the prescaler. This happens because the prescaler's divider function tends to average the dither in creating the lower frequency. However, the most stringent spectral emission limits are imposed on the higher frequencies where the prescaler is set to a low divider ratio.
A triangle-wave generator injects an offset element into the master oscillator to dither its output. The dither rate (see Equation 1) is based on the master oscillator frequency. Figure 2 shows a plot of the output frequency versus dither rate.

$$
\begin{equation*}
\text { Dither Rate }=\frac{f_{0}}{4096} \tag{1}
\end{equation*}
$$

where $f_{0}=$ master oscillator frequency

## Register Summary

The DS1087L registers are used to change the dither amount, output frequency, and slave address. A summary of the registers is shown in Table 1. Once programmed into EEPROM, the settings only need to be reprogrammed if it is desired to reconfigure the device.

## PRESCALER Register

Bit 5: Output Low or High-Z. The LO/ $\overline{H I Z}$ bit controls the output. During power-down, while the output is deactivated, if the $\mathrm{LO} / \mathrm{HIZ}$ bit is set to 0 , the output is high- Z . If the LO/HIZ bit is set to 1 , the output is driven low.
Bit 4: $\quad$ Dither Control. The JO bit controls the dither applied to the output. When JO is high, $2 \%$ peak dither is selected. When JO is low, 4\% peak dither is selected.

### 3.3V Spread-Spectrum EconOscillator

Bits 3 to 0: Prescaler Divider. The prescaler bits (bits P3 to P0) divide the master oscillator frequency by $2^{x}$ where $x$ can be from 0 to 8. Any prescaler bit value entered that is greater than 8 decodes as 8 .

## ADDR Register

## Bit 3:

Write Control. The WC bit determines if the EEPROM is to be written to after register contents have been changed. If WC $=0$ (default), EEPROM is written automatically after a write. If $W C=1$, the EEPROM is only written when the WRITE EE command is issued. See the WRITE EE Command section for more information.
Bits 2 to 0: Address. The A0, A1, A2 bits determine the lower nibble of the 2 -wire slave address.

## WRITE EE Command

The WRITE EE command is useful in closed-loop applications where the registers are frequently written. In applications where the register contents are frequently written, the WC bit should be set to 1 to prevent wearing out the EEPROM. Regardless of the value of the WC bit, the value of the ADDR register is always written immediately to EEPROM. When the WRITE EE command has been received, the contents of the registers are copied into the EEPROM, thus locking in the register settings.

## 2-Wire Serial Port Operation

## 2-Wire Serial Data Bus

The DS1087L communicates through a 2-wire serial interface. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a "master." The devices that are controlled by the master are "slaves." A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The DS1087L operates as a slave on the 2-wire bus. Connections to the bus are made through the open-drain I/O lines SDA and SCL.
The following bus protocol has been defined (see Figures 3 and 5):

- Data transfer can be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as control signals.
Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.
Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.


Figure 3. 2-Wire Data Transfer Protocol

### 3.3V Spread-Spectrum EconOscillator



Figure 4. Slave Address

Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.
Within the bus specifications a standard mode (100kHz clock rate) and a fast mode ( 400 kHz clock rate) are defined. The DS1087L works in both modes.
Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the byte has been received. The master device must generate an extra clock pulse that is associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. When the DS1087L EEPROM is being written to, it is not able to perform additional responses. In this case, the slave DS1087L sends a not acknowledge to any data transfer request made by the master. It resumes normal operation when the EEPROM operation is complete.
A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

Figures 3, 4, 5, and 6 detail how data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/W bit, two types of data transfer are possible:

1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
2) Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge is returned.
The master device generates all the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released.
The DS1087L can operate in the following two modes:
Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
Slave transmitter mode: The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1087L while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

## Slave Address

Figure 4 shows the first byte sent to the device. It includes the device identifier, device address, and the R/W bit. The device address must match the address set in the ADDR register (bits A0, A1, and A2).

## Registers/Commands

See Table 1 for the complete list of registers/commands and Figure 6 for an example of using them.

### 3.3V Spread-Spectrum EconOscillator



Figure 5. 2-Wire AC Characteristics


Figure 6. 2-Wire Transactions

## Application Information

## Power-Supply Decoupling

To achieve the best results when using the DS1087L, decouple the power supply with $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ high-quality, ceramic, surface-mount capacitors. Surface-mount components minimize lead inductance, which improves performance, and ceramic capacitors tend to have adequate high-frequency response for
decoupling applications. These capacitors should be placed as close to the $\mathrm{V}_{\mathrm{CC}}$ and GND pins as possible.

## Stand-alone Mode

SCL and SDA cannot be left floating even in standalone mode. If the DS1087L never needs to be programmed in-circuit, including during production testing, SDA and SCL can be wired high.

### 3.3V Spread-Spectrum EconOscillator



Chip Topology
TRANSISTOR COUNT: 10000
SUBSTRATE CONNECTED TO GROUND

Typical Operating Circuits

Stand-Alone Mode

*SDA AND SCL CAN BE CONNECTED DIRECTLY HIGH IF THE DS1087L NEVER NEEDS TO BE PROGRAMMED IN-CIRCUIT, INCLUDING DURING PRODUCTION TESTING.

Package Information
For the latest package outline information, go to www.maxim-ic.com/DallasPackInfo
$\qquad$

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Programmable Oscillators category:

## Click to view products by Maxim manufacturer:

Other Similar products are found below :
8N4Q001LG-0102CDI 8N4Q001LG-0139CDI 8N4Q001LG-0055CDI DSC8121CI1 DSC8102DI2 DSC8124CI2 DSC8121CL5 ECS-P143-10-AN SG-8002CA 2.4576M-PCBB ECS-3525-250-B-TR DSC6013JI1A-000.0000 DSC6013HI1A-002.5000T DSC6011JE2A-000.0000 DSC6011HI1A-002.5000T DSC6083HE1A-032K800T DSC6001CI1A-011.0592 8008AI-71-18E-98.280000G SIT8008BI-22-33E-8.000000G DSC8002CI2 AD2S99APZ AD2S99BPZ LTC6903HMS8\#PBF LTC6903IMS8\#PBF LTC6991CDCB\#TRMPBF SG-8018CB 98.304MTJHPA DS1086LU+C66 DS1090U-2/V+T DSC2211FL2-E0016 DSC6083CI1A-010K000 DSC6011CI2A-018.0000 DSC6001CI1A-016.9344T DSC6001CI1A-016.3690T DSC6001CE2A-025.0000 DSC6001CI1A-016.3690 DSC6051CE2A-003.0720 DSC6083CI1A-350K000 DSC6053CE2A-003.0720 DSC6083CI1A-350K000T DSC6011CI2A-007.3728T DSC6011CI1A-013.5600 DSC6083C11A-425K000 DSC6053CE2A-003.0720T DSC6051CE2A-003.0720T DSC6083CI1A-425K000T DSC6083CI1A-010K000T $\underline{\text { DSC6001CI1A-003.6864 DSC6001CI1A-011.2896T DSC6001CI1A-012.0000 DSC6001CI2A-004.0000T DSC6001CI2A-032.7680 }}$

