# DALLAS SEMICONDUCTOR 

## www.maxim-ic.com

## FEATURES

- 3V or 5V Operation
- Ultra-Low Power Consumption
- Two Digitally Controlled, 256-Position Potentiometers
- 14-Pin TSSOP (173 mil) and 16-Pin SO (150 mil) Packaging Available for Surface-Mount Applications
- Addressable Using 3 Address Inputs
- 2-Wire Serial Interface
- Operating Temperature Range:
- Industrial: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Standard Resistance Values:
- DS1803-010 10k
- DS1803-050 50k $\Omega$
- DS1803-100 $100 \mathrm{k} \Omega$


## PIN DESCRIPTION

L0, L1 - Low End of Resistor
H0, H1 - High End of Resistor
W0,W1 - Wiper terminal of Resistor
$\mathrm{V}_{\mathrm{CC}}-3 \mathrm{~V} / 5 \mathrm{~V}$ Power Supply Input
A0, A1, A2 - Chip Select Inputs
SDA - Serial Data I/O
SCL - Serial Clock Input
GND - Ground
NC - No Connection

## PIN ASSIGNMENT



DS1803 14-PIN TSSOP (173 MIL)

| H1 [1] 1 | 16 | VCC |
| :---: | :---: | :---: |
| NCW 2 | 15 | NC |
| L1 [13 | 14 | H0 |
| W1欰 4 | 13 | L0 |
| A2 [1] 5 | 12 | W0 |
| A1 [16 | 11 | NC |
| A0 [17 | 10 | SDA |
| GND [ ${ }^{\text {8 }}$ | 9 | SCL |

DS1803Z 16-PIN SO (150 MIL)
DS1803 16-PIN DIP (300 MIL)
See Mech. Drawings Section on Website

## DESCRIPTION

The DS1803 addressable dual digital potentiometer features two independently controlled 256-position potentiometers. Device control is achieved through a 2 -wire serial interface. Three address pins allow up to 8 DS1803's to share the same 2-wire interface. The exact wiper position of each potentiometer can be written or read. The DS1803 is available in a 16 -pin DIP, 16 -pin SO, and 14-pin TSSOP package. The device is available in three standard resistance values: $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ and is specified over the industrial temperature range.

## DEVICE OPERATION

The DS1803 is an addressable, digitally controlled device which has two 256 -position potentiometers. A functional block diagram of the part is shown in Figure 1. Communication and control of the device is accomplished via a 2 -wire serial interface. Address inputs A0, A1, and A2 allow up to 8 DS1803s to share the same 2-wire interface.

Each potentiometer is composed of a 256 position resistor array. Two 8 -bit registers, each assigned to a respective potentiometer, are used to set the wiper position on the resistor array. The wiper terminal is multiplexed to one of 256 positions on the resistor array based on its corresponding 8 -bit register value. For example, the high-end terminals, H 0 and H 1 , have wiper position values FFh while the low-end terminals, L0 and L1, have wiper position values 00 h .

The DS1803 is a volatile device that does not maintain the position of the wiper during power-down or loss of power. On power-up, the DS1803 wipers' position will be set to position 00h - the low-end terminals. The user may then set the wiper value to a desired position.

Communication with the DS1803 takes place over the 2-wire serial interface consisting of the bidirectional pin, SDA, and the serial clock input, SCL. Complete details of the 2-wire interface are discussed in the section entitled "2-wire Serial Data Bus."

## Application Considerations

The DS1803 is offered in three standard resistor values, which include $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The resolution of the potentiometer is defined as $\mathrm{R}_{\mathrm{TOT}} / 255$, where $\mathrm{R}_{\mathrm{TOT}}$ is the total resistor value of the potentiometer. The DS1803 is designed to operate using 3 V or 5 V power supplies over the industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range. Maximum input signal levels across the potentiometer cannot exceed the operating power supply of the device.

## 2-WIRE SERIAL DATA BUS

The DS1803 supports a bi-directional 2-wire bus and data transmission protocol. A device that sends data on the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the message is called a "master". The devices that are controlled by the master are "slaves". The bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1803 operates as a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (see Figure 2).

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:
Bus not busy: Both data and clock lines remain HIGH.
Start data transfer: A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

Stop data transfer: A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data. Figure 2 details how data transfer is accomplished on the 2-wire bus. Depending upon the state of the $\mathrm{R} / \overline{\mathrm{W}}$ * bit, two types of data transfer are possible.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.

1. Data transfer from a master transmitter to a slave receiver: The first byte transmitted by the master is the control byte (slave address). Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
2. Data transfer from a slave transmitter to a master receiver: The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a 'not acknowledge' is returned.

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released.

The DS1803 may operate in the following two modes:

1. Slave receiver mode: Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
2. Slave transmitter mode: The first byte is received and handled as in the slave receiver mode. However, in this mode the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1803 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

## SLAVE ADDRESS

The control byte is the first byte received following the START condition from the master device. The control byte consists of a four bit control code; for the DS1803, this is 0101 binary. The next three bits of the control byte are the device select bits (A2, A1, A0). They are used by the master device to select which of the devices on the bus are to be accessed. The last bit of the control byte $(\mathrm{R} / \overline{\mathrm{W}} *)$ defines the operation to be performed. When set to a one a read operation is selected, and when set to a zero a write operation is selected. Figure 3 shows the control byte for the DS1803.

Following the START condition, the DS1803 monitors the SDA bus for the control byte being transmitted. Upon receiving a matching control byte, the DS1803 outputs an acknowledge signal on the SDA line.

## COMMAND AND PROTOCOL

The command and protocol structure of the DS1803 allows the user to read or write the potentiometer(s). The command structures for the part are presented in Figures 4 and 5. Data is transmitted most significant bit (MSB) first. During communication, the receiving unit always generates the acknowledge.

## Reading the DS1803

As shown in Figure 4, the DS1803 provides one read command operation. This operation allows the user to read both potentiometers. Specifically, the R/ $\bar{W}$ bit of the control byte is set equal to a 1 for a read operation. Communication to read the DS1803 begins with a START condition which is issued by the master device. The control byte from the master device will follow the START condition. Once the control byte has been received by the DS1803, the part will respond with an ACKNOWLEDGE. The $\mathrm{R} / \overline{\mathrm{W}}$ bit of the control byte as stated should be set equal to ' 1 ' for reading the DS1803.

When the master has received the ACKNOWLEDGE from the DS1803, the master can then begin to receive potentiometer wiper data. The value of the potentiometer- 0 wiper position will be the first returned from the DS1803. Once the eight bits of the potentiometer- 0 wiper position has been transmitted, the master will need to issue an ACKNOWLEDGE, unless it is the only byte to be read, in which case the master issues a NOT ACKNOWLEDGE. If desired the master may stop the communication transfer at this point by issuing the STOP condition. However, if the value of the potentiometer-1 wiper position value is needed, communication transfer can continue by clocking the remaining eight bits of the potentiometer-1 value, followed by an NOT ACKNOWLEDGE. Final communication transfer is terminated by issuing the STOP command.

## Writing the DS1803

A data flow diagram for writing the DS1803 is shown in Figure 5. The DS1803 has three write commands. These include write pot- 0 , write pot- 1 , and write pot- $0 / 1$. The write pot- 0 command allows the user to write the value of potentiometer- 0 and as an option the value of potentiometer-1. The write- 1 command allows the user to write the value of potentiometer- 1 only. The last write command, write- $0 / 1$, allows the user to write both potentiometers to the same value with one command and one data value being issued.

All the write operations begin with a START condition. Following the START condition, the master device will issue the control byte. The read/write bit of the control byte will be set to ' 0 ' for writing the DS1803. Once the control byte has been issued and the master receives the acknowledgment from the DS1803, the command byte is transmitted to the DS1803. As mentioned above, there exist three write
operations that can be used with the DS1803. The binary value of each write command is shown in Figure 5 and also in the Table 1.

## 2-WIRE COMMAND WORDS Table 1

| COMMAND | COMMAND VALUE |
| :---: | :---: |
| Write Potentiometer-0 | 10101001 |
| Write Potentiometer-1 | 10101010 |
| Write Both Potentiometers | 10101111 |

## ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature
-1.0 V to +7.0 V
$-40^{\circ}$ to $+85^{\circ} \mathrm{C}$; industrial
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$ for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | +2.7 |  | 5.5 | V | 1 |
| Resistors Inputs | $\mathrm{L}, \mathrm{H}, \mathrm{W}$ | GND- 0.5 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V | 1 |

DC ELECTRICAL CONDITIONS $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 5.5 V$)$

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current (Active) | $\mathrm{I}_{\mathrm{CC}}$ |  |  |  | 200 | $\mu \mathrm{A}$ | 3 |
| Input Leakage | $\mathrm{I}_{\text {LI }}$ |  | -1 |  | +1 | $\mu \mathrm{A}$ |  |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ |  |  | 400 | 1000 | ohms |  |
| Wiper Current | $\mathrm{I}_{\mathrm{W}}$ |  |  |  | 1 | mA |  |
| Input Logic 1 | $\mathrm{V}_{\text {IH }}$ |  | $0.7 \mathrm{~V}_{\text {CC }}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | 2 |
| Input Logic 0 | $\mathrm{V}_{\text {IL }}$ |  | -0.5 |  | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V | 2 |
| Input Logic Levels A0, A1, A2 |  | Input Logic 1 Input Logic 0 | $\begin{gathered} 0.7 \mathrm{~V}_{\mathrm{CC}} \\ -0.5 \end{gathered}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}+0.5 \\ & 0.3 \mathrm{~V}_{\mathrm{CC}} \end{aligned}$ | V | 12 |
| Input Current each I/O Pin |  | $0.4<\mathrm{V}_{\mathrm{I} /}<0.9 \mathrm{~V}_{\mathrm{CC}}$ | -10 |  | +10 | $\mu \mathrm{A}$ |  |
| Standby Current | $\mathrm{I}_{\text {STBY }}$ |  |  | 20 | 40 | $\mu \mathrm{A}$ | 4 |
| Low Level Output Voltage | $\mathrm{V}_{\text {OLI }}$ | 3 mA sink current | 0.0 |  | 0.4 | V |  |
|  | $\mathrm{V}_{\mathrm{OL} 2}$ | 6 mA sink current | 0.0 |  | 0.6 | V |  |
| I/O Capacitance | $\mathrm{C}_{\text {I } 0}$ |  |  |  | 10 | pF |  |
| Pulse Width of Spikes which must be suppressed by the input filter | $\mathrm{t}_{\text {SP }}$ | Fast Mode | 0 |  | 50 | ns |  |

ANALOG RESISTOR CHARACTERISTICS

| $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C} ; \mathrm{VCC}_{\mathrm{C}}=2.7 \mathrm{~V}$ to 5.5 V$)$ |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pnd-to-End Resistor Tolerance |  | -20 |  | +20 | $\%$ | 17 |
| SYMBolute Linearity |  |  | $\pm 0.75$ |  | LSB | 13 |
| Relative Linearity |  |  | $\pm 0.3$ |  | LSB | 14 |
| -3 dB Cutoff Frequency | $\mathrm{f}_{\text {CUTOFF }}$ |  |  |  | Hz | 11 |
| Temperature Coefficient |  |  | 750 |  | $\mathrm{ppm} /{ }^{\circ} \mathbf{C}$ |  |
| Capacitance | $\mathrm{C}_{\mathbf{I}}$ |  |  | 5 | pF |  |

## AC ELECTRICAL CHARACTERISTICS $\quad\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ to 5.5 V$)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCL Clock Frequency | $\mathrm{f}_{\text {SCL }}$ | $\begin{aligned} & \hline 0 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline 400 \\ & 100 \end{aligned}$ | kHz | $\begin{aligned} & \hline 15 \\ & 16 \\ & \hline \end{aligned}$ |
| Bus Free Time Between STOP and START Condition | $\mathrm{t}_{\text {BuF }}$ | $\begin{aligned} & 1.3 \\ & 4.7 \\ & \hline \end{aligned}$ |  |  | $\mu \mathrm{s}$ | $\begin{array}{r} 15 \\ 16 \\ \hline \end{array}$ |
| Hold Time (Repeated) START Condition | $\mathrm{t}_{\text {HD: STA }}$ | $\begin{aligned} & 0.6 \\ & 4.0 \end{aligned}$ |  |  | $\mu \mathrm{s}$ | 5 |
| Low Period of SCL Clock | tow | $\begin{aligned} & 1.3 \\ & 4.7 \end{aligned}$ |  |  | $\mu \mathrm{s}$ |  |
| High Period of SCL Clock | $\mathrm{t}_{\mathrm{HIGH}}$ | $\begin{aligned} & 0.6 \\ & 4.0 \end{aligned}$ |  |  | $\mu \mathrm{s}$ |  |
| Data Hold Time | $\mathrm{t}_{\mathrm{HD} \text { : } \mathrm{DAT}}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  | 0.9 | $\mu \mathrm{s}$ | 6,7 |
| Data Setup Time | $\mathrm{t}_{\text {SU }}$ DAT | $\begin{aligned} & 100 \\ & 250 \end{aligned}$ |  |  | ns | 8 |
| Rise Time of both SDA and SCL Signals | $\mathrm{t}_{\mathrm{R}}$ | $20+1 \mathrm{C}_{\text {B }}$ |  | $\begin{gathered} \hline 300 \\ 1000 \\ \hline \end{gathered}$ | ns | 9 |
| Fall Time of both SDA and SCL Signals | $\mathrm{t}_{\mathrm{F}}$ | $20+1 \mathrm{C}_{\mathrm{B}}$ |  | $\begin{aligned} & 300 \\ & 300 \\ & \hline \end{aligned}$ | ns | 9 |
| Setup Time for STOP Condition | tsu:sto | $\begin{aligned} & 0.6 \\ & 4.0 \end{aligned}$ |  |  | $\mu \mathrm{s}$ |  |
| Capacitive Load for each Bus Line | $\mathrm{C}_{\mathrm{B}}$ |  |  | 400 | pF | 9 |

## NOTES:

1. All voltages are referenced to ground. Currents flowing into device pins are positive. Currents out of the device pins are negative.
2. I/O pins of fast mode devices will not obstruct SDA and SCL even if $\mathrm{V}_{\mathrm{CC}}$ is switched off.
3. $\mathrm{I}_{\mathrm{CC}}$ specified with SDA pin open, $\mathrm{SCL}=400 \mathrm{kHz}$ clock rate.
4. $\mathrm{I}_{\mathrm{STBY}}$ specified with $\mathrm{V}_{\mathrm{CC}}$ at 5.0 V and $\mathrm{SDA}, \mathrm{SCL}=5.0 \mathrm{~V}$.
5. After this period, the first clock pulse is generated.
6. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{V}_{\text {IHMIN }}$ of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
7. The maximum $\mathrm{t}_{\mathrm{HD}: \mathrm{DAT}}$ has only to be met if the device does not stretch the LOW period ( $\mathrm{t}_{\mathrm{LOW}}$ ) of the SCL signal.
8. A fast mode device can be used in a standard mode system, but the requirement $\mathrm{t}_{\mathrm{SU}: \mathrm{DAT}}>250 \mathrm{~ns}$ must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $\mathrm{t}_{\text {RMAX }}+\mathrm{t}_{\text {SU:DAT }}=1000+250=1250 \mathrm{~ns}$ before the SCL line is released.
9. $\mathrm{C}_{\mathrm{B}}$ - total capacitance of one bus line in picofarads, timing referenced to $(0.9)\left(\mathrm{V}_{\mathrm{CC}}\right)$ and $(0.1)\left(\mathrm{V}_{\mathrm{CC}}\right)$.
10. Typical values are for $\mathrm{t}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
11. -3 dB cutoff frequency characteristics for the DS1803 depend on potentiometer total resistance: DS1803-010; 1 MHz , DS1803-50; 200 kHz , DS1803-100; 100 kHz .
12. Address Inputs, $A 0$, $A 1$, and A2, should be tied to either $\mathrm{V}_{\mathrm{CC}}$ or GND depending on the desired address selections.
13. Absolute linearity is used to determine wiper voltage versus expected voltage as determined by wiper position. Device test limits are $\pm 1.6$ LSB.
14. Relative linearity is used to determine the change in voltage between successive tap positions. Device test limits $\pm 0.5$ LSB.
15. Fast mode.
16. Standard mode.
17. Valid at $25^{\circ} \mathrm{C}$ only.

## DS1803 BLOCK DIAGRAM Figure 1



## 2-WIRE DATA TRANSFER OVERVIEW Figure 2



CONTROL BYTE Figure 3


## 2-WIRE READ PROTOCOL Figure 4



## 2-WIRE WRITE PROTOCOL Figure 5

## Write Pot-0



## Write Pot-1



Write Pot-0/1 (same value)


## TIMING DIAGRAM Figure 6



DS1803 ORDERING INFORMATION

| ORDERING NUMBER | PACKAGE | OPERATING TEMPERATURE | VERSION |
| :---: | :---: | :---: | :---: |
| DS18030-010 | 16L DIP | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS18030-050 | 16L DIP | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS18030-100 | 16L DIP | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803E-010 | 14L TSSOP (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803E-050 | 14L TSSOP (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803E-100 | 14L TSSOP (173 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803Z-010 | 16L SOIC (150 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803Z-050 | 16L SOIC (150 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803Z-100 | 16L SOIC (150 MIL) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803E-010+ | 14L TSSOP (173 MIL) LEAD FREE | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803E-50+ | 14L TSSOP (173 MIL) LEAD FREE | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803E-100+ | 14L TSSOP (173 MIL) LEAD FREE | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803E-010+T\&R | 14L TSSOP (173 MIL) LEAD FREE T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803E-50+T\&R | 14L TSSOP (173 MIL) LEAD FREE T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803Z-010+ | 16L SOIC (150 MIL) LEAD FREE | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803Z-050+ | 16L SOIC (150 MIL) LEAD FREE | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803Z-100+ | 16L SOIC (150 MIL) LEAD FREE | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803Z-010+T\&R | 16L SOIC (150 MIL) LEAD FREE T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803Z-050+T\&R | 16L SOIC (150 MIL) LEAD FREE T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803Z-100+T\&R | 16L SOIC (150 MIL) LEAD FREE T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803-100+T\&R | 16L DIP T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803E-10/T\&R | 14L TSSOP (173 MIL) T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803E-50/T\&R | 14L TSSOP (173 MIL) T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803E-100/T\&R | 14L TSSOP (173 MIL) T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |
| DS1803Z-010/T\&R | 16L SOIC (150 MIL) T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $10 \mathrm{k} \Omega$ |
| DS1803Z-050/T\&R | 16L SOIC (150 MIL) T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $50 \mathrm{k} \Omega$ |
| DS1803Z-100/T\&R | 16L SOIC (150 MIL) T\&R | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | $100 \mathrm{k} \Omega$ |

11 of 11

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G X9C103S CAT5110TBI-50GT3 CAT5112ZI-50-GT3
CAT5111YI-10-GT3 MCP4351-502E/ML MCP4641-502E/ST MCP4651T-503E/ML MCP4162-103E/SN MCP4451-103E/ML MCP4451-
502E/ST MCP4532T-103E/MF MCP4631-503E/ST MCP4661-502E/ST CAT5113VI-00-GT3 MCP4021-103E/MS DS1855E-010+
MAX5160LEUA+T MCP4231T-503E/ML MCP4142-104E/MF AD5260BRUZ200-RL7 CAT5113LI-50-G CAT5114LI-00-G
AD5116BCPZ10-500R7 AD5116BCPZ80-500R7 AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5142ABRUZ100 AD5143BCPZ10-RL7
AD5253BRUZ10 AD5253BRUZ50 AD5144TRUZ10-EP AD5160BRJZ10-RL7 AD5162BRMZ100 AD5170BRMZ2.5-RL7
AD5162WBRMZ100-RL7 AD5165BUJZ100-R7 AD5170BRMZ10 AD5170BRMZ10-RL7 AD5170BRMZ2.5 AD5170BRMZ50
$\underline{\text { AD5171BRJZ100-R2 }} \underline{\text { AD5171BRJZ10-R2 }}$ AD5171BRJZ5-R7 AD5171BRJZ10-R7 AD5171BRJZ5-R2 AD5172BRMZ10

