## 76V, APD, Bias Output Stage with Current Monitoring


#### Abstract

General Description The DS1842 integrates the discrete high-voltage components necessary for avalanche photodiode (APD) bias and monitor applications. A switch FET is used in conjunction with an external DC-DC controller to create a boost DC-DC converter. A current clamp limits current through the APD and also features an external shutdown. The device also includes a dual current mirror to monitor the APD current.


$\qquad$ Applications
APD Biasing
GPON Optical Network Unit and Optical Line Transmission

Pin Configuration appears at end of data sheet.

- 76V Maximum Boost Voltage
- Switch FET
- Current Monitor with a Wide $1 \mu \mathrm{~A}$ to 2 mA Range, Fast 50ns Time Constant, and 10:1 and 5:1 Ratio
- 2mA Current Clamp with External Shutdown
- Multiple External Filtering Options
- 3mm x 3mm, 14-Pin TDFN Package with Exposed Pad

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| DS $1842 \mathrm{~N}+$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 TDFN-EP* |
| DS $1842 \mathrm{~N}+$ T\&R | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14 TDFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package. $T \& R=$ Tape and reel.
*EP = Exposed pad.

Typical Application Circuit


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## 76V, APD, Bias Output Stage with Current Monitoring

## ABSOLUTE MAXIMUM RATINGS

Voltage Range on GATE and CLAMP
Relative to GND
Voltage Range on MIRIN, MIROUT,
MIR1, and MIR2 Relative to GND
-0.3 V to +80 V
Voltage Range on LX Relative to GND $\qquad$ - 0.3 V to +85 V

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
TDFN (derate $24.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots . . . . . . . . . . . . . . .1951 .2 \mathrm{~mW}$
Operating Junction Temperature Range............ $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ .$-55^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................... $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow)...
.$+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

TDFN
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) ............ $41^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta \mathrm{Jc}$ ) .................... $8^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Frequency | fsw |  | 0 |  | 1.2 | MHz |
| FET Capacitance | Cgate | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=25 \mathrm{~V}$ |  | 40 |  | pF |
|  | CLX | $\mathrm{fSW}=1 \mathrm{MHz}$ |  | 90 |  |  |
| FET Gate Resistance | $\mathrm{RG}_{\mathrm{G}}$ |  |  | 22 |  | $\Omega$ |
| FET On-Resistance | Rdson | $V_{G S}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=170 \mathrm{~mA}$ |  | 4.6 | 10 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{GS}}=10 \mathrm{~V}, \mathrm{l}$ D $=170 \mathrm{~mA}$ |  | 3.7 | 8 |  |
| GATE Voltage | VGS |  | 0 |  | 11 | V |
| Switching Current | ILX | Duty cycle $=10 \%$, fSw $=100 \mathrm{kHz}$ |  |  | 680 | mA |
| LX Voltage | VLX |  |  |  | 80 | V |
| LX Leakage | IIL(LX) | $V_{\text {GATE }}=0 \mathrm{~V}, \mathrm{~V}$ LX $=76 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| CLAMP Voltage | $V_{\text {CLAMP }}$ |  | 0 |  | 11 | V |
| CLAMP Threshold | $\mathrm{V}_{\text {CLT }}$ |  | 2 | 4 | 7 | V |
| Maximum MIROUT Current | Imirout | CLAMP = low | 1.75 | 2.6 | 4 | mA |
|  |  | CLAMP = high |  |  | 10 | $\mu \mathrm{A}$ |
| MIR1 to MIROUT Ratio | KMIR1 | IMIROUT $=1 \mathrm{~mA}$ | 0.095 | 0.100 | 0.105 | A/A |
|  |  | IMIROUT $=1 \mu \mathrm{~A}$ | 0.094 | 0.100 | 0.106 |  |
|  |  | $15 \mathrm{~V}<\mathrm{V}_{\text {MIRIN }}<76 \mathrm{~V}$ |  |  |  |  |
| MIR2 to MIROUT Ratio | KMIR2 | $\mathrm{I}_{\text {MIROUT }}=1 \mathrm{~mA}$ | 0.190 | 0.200 | 0.210 | A/A |
|  |  | IMIROUT $=1 \mu \mathrm{~A}$ | 0.188 | 0.200 | 0.212 |  |
|  |  | $15 \mathrm{~V}<\mathrm{V}_{\text {MIRIN }}<76 \mathrm{~V}$ |  |  |  |  |
| MIR1, MIR2 Rise Time (20\%/80\%) | trC | (Note 2) |  | 30 |  | ns |
| Shutdown Temperature | TSHDN | (Note 3) |  | +150 |  | ${ }^{\circ} \mathrm{C}$ |
| Leakage on GATE and CLAMP | IIL |  | -1 |  | +1 | $\mu \mathrm{A}$ |

Note 2: Rising MIROUT transition from $10 \mu \mathrm{~A}$ to $1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{MIRIN}}=40 \mathrm{~V}, 2.5 \mathrm{k} \Omega$ load.
Note 3: Guaranteed by design; not production tested.

# 76V, APD, Bias Output Stage with Current Monitoring 

## Typical Operating Characteristics








MIROUT CLAMP CURRENT



## 76V, APD, Bias Output Stage with Current Monitoring



FET ON-RESISTANCE vs. DRAIN CURRENT


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | MIR1 | Current Mirror Monitor Output, 10:1 Ratio |
| 2 | MIR2 | Current Mirror Monitor Output, 5:1 Ratio |
| 3 | N.C. | No Connection. Can be connected to <br> GND for compatibility with the DS1842A. |
| 4, | N.C. | No Connection. Not internally <br> connected. |
| $9-12$ | CLAMP | Clamp Input. Disables the current mirror <br> output (MIROUT). |
| 6 | GATE | FET Gate Connection |
| 7 | GND | Ground |
| 8 | LX | FET Drain Connection. Connect to <br> switching inductor. |
| 13 | MIRIN | Current Mirror Input |
| 14 | MIROUT | Current Mirror Output. Connect to APD <br> bias pin. |
| - | EP | Exposed Pad. Connect to ground. |

# 76V, APD, Bias Output Stage with Current Monitoring 



Figure 1. Current Clamp from Current Feedback

## Detailed Description

The DS1842 contains discrete high-voltage components required to create an APD bias voltage and to monitor the APD bias current. The device's mirror outputs are a current that is a precise ratio of the output current across a large dynamic range. The mirror response time is fast enough to comply with GPON Rx burst-mode monitoring requirements. The device has a built-in current-limiting feature to protect APDs. The APD current can also be shut down by CLAMP or thermal shutdown. The internal FET is used in conjunction with a DC-DC boost controller to precisely create the APD bias voltage.

Current Mirror
The DS1842 has two current mirror outputs. One is a 10:1 mirror connected at MIR1, and the other is a $5: 1$ mirror connected to MIR2.
The mirror output is typically connected to an ADC using a resistor to convert the mirrored current into a voltage. The resistor to ground should be selected such that the maximum full-scale voltage of the ADC is reached when the maximum mirrored current is reached. For example, if the maximum monitored current through the APD is 2 mA with a 1 V ADC full scale,
and the 10:1 mirror is used, then the correct resistor is approximately $5 k \Omega$. If both MIR1 and MIR2 are connected together, the correct resistor is $1.6 \mathrm{k} \Omega$.
The mirror response time is dominated by the amount of capacitance placed on the output. For burst-mode Rx systems where the fastest response times are required (approximately a 50ns time constant), a 3.3 pF capacitor and external op amp should be used to buffer the signal sent to the ADC. For continuous mode applications, a 10 nF capacitor is all that is required on the output.

## Current Clamp

The DS1842 has a current clamping circuit to protect the APD by limiting the amount of current from MIROUT. There are three methods of current clamping available.

## 1) Internally Defined Current Limit

The device's current clamp circuit automatically clamps the current when it exceeds ICLAMP.

## 2) External Shutdown Signal

The CLAMP pin can completely shut down the current from MIROUT. The CLAMP pin is active high.

## 3) Precise Level Set by External Feedback Circuit

A feedback circuit is used to control the level applied to the CLAMP pin. Figure 1 shows an example feedback circuit.

Thermal Shutdown
As a safety feature, the DS1842 has a thermal-shutdown circuit that turns off the MIROUT and MIRIN currents when the internal die temperature exceeds TSHDN. These currents resume after the device has cooled.

Switch FET and Diode
The DS1842 switching FET is designed to complement the DS1875 controller's built-in DC-DC boost controller. Other DC-DC converters are also compatible, including the MAX1932. APD biasing of 16 V to 76 V can be achieved using the DS1842.

## 76V, APD, Bias Output Stage with Current Monitoring

$\qquad$ Pin Configuration

TOP VIEW

*EXPOSED PAD.

# 76V, APD, Bias Output Stage with Current Monitoring 

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $4 / 09$ | Initial release | - |
| 1 | $3 / 11$ | Updated the Absolute Maximum Ratings section; added the Package Thermal <br> Characteristics section; changed pin 3 from GND to N.C. in the Pin Description and <br> Pin Configuration | $2,4,6$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Current \& Power Monitors \& Regulators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NCP347MTAHTBG NCS37000MNG NCP4353BSNT1G ZXCT1009QFTA MAX4845DEYT+T ZXCT1080QE5TA NCP4353ASNT1G NCP361SNT1G ADM1294-1AARUZ-RL7 LT3092ETS8\#TRPBF LTC4151IMS-1\#PBF INA203AIDR LTC4151CS-2\#PBF ADM12941AACPZ ADM1294-1BACPZ ADL5315ACPZ-R7 ADL5317ACPZ-REEL7 ADM1041ARQZ ADM1192-1ARMZ-R7 ADM1293-1BARUZ ADM1294-1AARUZ LT3092EST\#TRPBF LTC1921CMS8\#PBF LTC1921IS8\#PBF LTC1392CS8\#PBF LTC1921CS8\#PBF
LTC2921CGN\#PBF LTC2947IUHF-65\#PBF ZXCT1009FTA DM7332G-00364-B1 CS5460A-BSZ LT2940IDD\#PBF ZXCT1021E5TA ZXCT1022E5TA ZXCT1041E5TA ZXCT1051E5TA ZXCT1107SA-7 INA285AQDGKRQ1 INA286AQDGKRQ1 IR3725MTRPBF ISL28023FR12Z-T7A ISL28025FI12Z-T7A ISL28025FI60Z-T7A IXCY10M45S LTC2970IUFD\#PBF LTC2992CDE\#PBF LTC4151IMS $\underline{\text { MAX14722ATP }+~ M A X 14723 A T P+~ M A X 1533 E T J ~}+$

