

Features

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

General Description

The DS1856M dual, temperature-controlled, nonvolatile (NV) variable resistors with three monitors consists of two 256-position, linear, variable resistors; three analog monitor inputs (MON1, MON2, MON3); and a direct-to-digital temperature sensor. The device provides an ideal method for setting and temperature-compensating bias voltages and currents in control applications using minimal circuitry. The variable resistor settings are stored in EEPROM memory and can be accessed over the 2-wire serial bus.

The DS1856M includes 128 bytes of EEPROM memory at A2h slave address, Table 00/01. The DS1856M also includes three-levels of password protection. The DS1856-01 includes 256 bytes of A0h EEPROM memory. The DS1856B-M50+ and DS1856E-M50+ are drop-in replacements for the DS1856B-050+ and DS1866E-050+, respectively. The enhancements include 256 bytes of EEPROM at A0h; selectable MON2, MON3 references; and a 13-bit ADC. These are backward compatible by default with the DS1856B-050+/DS1856E-050+.

Applications


Optical Transceivers
Optical Transponders
Instrumentation and Industrial Controls
RF Power Amps
Diagnostic Monitoring

Ordering Information appears at end of data sheet.

♦ SFF-8472 Compatible

- ♦ 13-Bit ADC
- ◆ Two Linear, 256-Position, Nonvolatile Temperature-Controlled Variable Resistors with 2°C Resolution
- **♦ Three Levels of Security**
- ♦ Access to Monitoring and ID Information Configurable with Separate Device Addresses
- **♦ 2-Wire Serial Interface**
- ♦ Two Buffers with TTL/CMOS-Compatible Inputs and Open-Drain Outputs
- ♦ Operates from a 3.3V or 5V Supply
- **◆** -40°C to +95°C Operating Temperature Range

Typical Operating Circuit



Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

ABSOLUTE MAXIMUM RATINGS

(All voltages relative to ground.)	
Voltage Range on VCC	0.5V to +6.0V
Voltage Range on Inputs	0.5V to $(V_{CC} + 0.5V)^*$
Voltage Range on Resistor Inputs	0.5V to (V _{CC} + 0.5V)*
Current into Resistors	5mA
Continuous Power Dissipation (TA =	= +70°C)
CSBGA (derate 16.1°C/W above	
TSSOP (derate 11.1°C/W above -	+70°C)888.9mW

Operating Temperature Range	40°C to +95°C
Programming Temperature Range	0°C to +70°C
Storage Temperature Range	55°C to +125°C
Lead Temperature (TSSOP only; soldering,	10s)+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +95^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	(Note 1)	2.85		5.50	V
Input Logic 1 (SDA, SCL)	VIH	(Note 2)	0.7 x V _{CC}	V	CC + 0.3	V
Input Logic 0 (SDA, SCL)	VIL	(Note 2)	-0.3	+C).3 x V _{CC}	V
Resistor Inputs (L0, L1, H0, H1)			-0.3	V	CC + 0.3	V
Resistor Current	IRES		-3		+3	mA
High-Impedance Resistor Current	IROFF			0.001	0.1	μΑ
Input Logic Lovels (INIT INIS)		Input logic 1	2			V
Input Logic Levels (IN1, IN2)		Input logic 0			0.8	V

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.85V to 5.5V, T_A = -40°C to +95°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc	(Note 4)		1	2	mA
Input Leakage	IIL		-200		+200	nA
Low-Level Output Voltage (SDA, OUT1, OUT2)	V _{OL1}	3mA sink current	0		0.4	V
Full-Scale Input (MON1, MON2, MON3)		At factory setting (Note 5)	2.4875	2.5	2.5125	V
Full-Scale V _{CC} Monitor		At factory setting (Note 6)	6.5208	6.5536	6.5864	V
I/O Capacitance	C _{I/O}				10	рF
Digital Power-On Reset	POD	POD < POA (Note 7)	1.0		2.5	V
Analog Power-On Reset	POA		1.875		2.65	V

^{*}Not to exceed 6.0V.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

ANALOG RESISTOR CHARACTERISTICS

 $(V_{CC} = 2.85V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Position 00h Resistance (50kΩ)	$T_A = +25^{\circ}C$	0.72	0.9	1.08	kΩ
Position FFh Resistance (50kΩ)	$T_A = +25^{\circ}C$	40	50	60	kΩ
INL	(Note 8)	-2		+2	LSB
DNL	(Note 9)	-1		+1	LSB
Temperature Coefficient	(Note 10)		±50		ppm/°C

ANALOG VOLTAGE MONITORING

 $(V_{CC} = 2.85V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +95^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC Resolution				13		Bits
INL		$T_A = +25^{\circ}C$	-3		+3	LSB
DNL			-1		+1	LSB
Input Resolution	ΔVMON			610		μV
Supply Resolution	ΔV _{CC}			1.6		mV
Input/Supply Accuracy (MON1, MON2, MON3, V _{CC})	Acc	At factory setting		0.25	0.5	% FS (full scale)
Update Rate for MON1, MON2, MON3, Temp, or VCC	tFRAME			32	40	ms
Input/Supply Offset (MON1, MON2, MON3, V _{CC})	Vos	(Note 6)		0	1	LSB
Factory Sotting Full Socia		MON1, MON2, MON3 (Note 5)		2.5		V
Factory Setting Full Scale		V _{CC} (Note 5)		6.5536		V
Temperature LSB Weighting				1/256		°C

DIGITAL THERMOMETER

(V_{CC} = 2.85V to 5.5V, T_A = -40°C to +95°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Thermometer Error	T _{ERR}	-40°C to +95°C			±3.0	°C

NONVOLATILE MEMORY CHARACTERISTICS

(V_{CC} = 2.85V to 5.5V, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM Writes		+70°C (Note 7)	50,000			Writes

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.85 \text{V to } 5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +95 ^{\circ}\text{C}, \text{ unless otherwise noted. See Figure 5.}) (Note 3)$


PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
SCL Clock Frequency	fscl		0	400	kHz
Bus Free Time Between STOP and START Condition	tBUF		1.3		μs
Hold Time (Repeated) START Condition	tHD:STA	(Note 11)	0.6		μs
LOW Period of SCL Clock	tLOW		1.3		μs
HIGH Period of SCL Clock	tHIGH		0.6		μs
Data Hold Time	thd:dat	(Notes 12, 13)	0	0.9	μs
Data Setup Time	tsu:DAT		100		ns
START Setup Time	tsu:sta		0.6		μs
Rise Time of Both SDA and SCL Signals	t _R	(Note 14)	20 + 0.1C _B	300	ns
Fall Time of Both SDA and SCL Signals	tF	(Note 14)	20 + 0.1C _B	300	ns
Setup Time for STOP Condition	tsu:sto		0.6		μs
Capacitive Load for Each Bus	C _B	(Note 14)		400	pF
EEPROM Write Time	tw		10	20	ms


- **Note 1:** All voltages are referenced to ground.
- Note 2: I/O pins of fast-mode devices must not obstruct the SDA and SCL lines if V_{CC} is switched off.
- **Note 3:** Limits are 100% production tested at T_A = +25°C and/or T_A = +95°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.
- Note 4: SDA and SCL are connected to V_{CC} and all other input signals are connected to well-defined logic levels.
- **Note 5:** Full scale is user programmable. The maximum voltage that the MON inputs read is approximately full scale, even if the voltage on the inputs is greater than full scale.
- Note 6: This voltage defines the maximum range of the analog-to-digital converter voltage, not the maximum V_{CC} voltage.
- Note 7: Guaranteed by design.
- **Note 8:** INL is the difference of measured value from expected value at DAC position. The expected value is a straight line from measured minimum position to measured maximum position.
- **Note 9:** DNL is the deviation of an LSB DAC setting change vs. the expected LSB change. The expected LSB change is the slope of the straight line from measured minimum position to measured maximum position.
- Note 10: See the Typical Operating Characteristics.
- Note 11: After this period, the first clock pulse is generated.
- Note 12: The maximum t_{HD:DAT} only has to be met if the device does not stretch the low period (t_{LOW}) of the SCL signal.
- Note 13: A device must internally provide a hold time of at least 300ns for the SDA signal (see the V_{IH_MIN} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- Note 14: C_B—total capacitance of one bus line, timing referenced to 0.9 x V_{CC} and 0.1 x V_{CC}.


Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection


Typical Operating Characteristics


 $(V_{CC} = 5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$


























Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection


Typical Operating Characteristics (continued)


 $(V_{CC} = 5.0V, T_A = +25^{\circ}C, unless otherwise noted.)$












Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Pin/Bump Configurations



Pin/Bump Descriptions

PIN	BALL	NAME	FUNCTION
1	B2	SDA	2-Wire Serial Data I/O Pin. Transfers serial data to and from the device.
2	A2	SCL	2-Wire Serial Clock Input. Clocks data into and out of the device.
3	C3	OUT1	Open-Drain Buffer Output
4	A1	IN1	TTL/CMOS-Compatible Input to Buffer
5	B1	OUT2	Open-Drain Buffer Output
6	C2	IN2	TTL/CMOS-Compatible Input to Buffer
7	C1	N.C.	No Connection
8	D1	GND	Ground
9	D3	MON1	External Analog Input
10	D4	MON2	External Analog Input
11	C4	MON3	External Analog Input
12	D2	LO	Low-End Resistor 0 Terminal. It is not required that the low-end terminals be connected to a potential less than the high-end terminals of the corresponding resistor. Voltage applied to any of the resistor terminals cannot exceed the power-supply voltage, VCC, or go below ground.
13	ВЗ	H0	High-End Resistor 0 Terminal. It is not required that the high-end terminals be connected to a potential greater than the low-end terminals of the corresponding resistor. Voltage applied to any of the resistor terminals cannot exceed the power-supply voltage, V _{CC} , or go below ground.
14	B4	L1	Low-End Resistor 1 Terminal
15	A4	H1	High-End Resistor 1 Terminal
16	А3	Vcc	Supply Voltage

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Detailed Description

The user can read the registers that monitor the V_{CC} , MON1, MON2, MON3, and temperature analog signals. After each signal conversion, a corresponding bit is set that can be monitored to verify that a conversion has occurred. The signals also have alarm and warning flags that notify the user when the signals go above or below the user-defined value. Interrupts can also be set for each signal.

The position values of each resistor can be independently programmed. The user can assign a unique value to each resistor for every 2°C increment over the -40°C to +102°C range.

Two buffers are provided to convert logic-level inputs into open-drain outputs. Typically, these buffers are used to implement transmit (Tx) fault and loss-of-signal (LOS) functionality. Additionally, OUT1 can be asserted in the event that one or more of the monitored values go beyond user-defined limits.

Monitored Signals

Each signal (VCC, MON1, MON2, MON3, and temperature) is available as a 16-bit value with 13-bit accuracy (left-justified) over the serial bus. See Table 1 for signal full scales and Table 2 for signal format. The three LSBs are internally masked with 0s.

The signals are updated every frame rate (tframe) in a round-robin fashion.

Table 1. Scales for Monitor Channels at Factory Setting

SIGNAL	+FS SIGNAL	+FS (hex)	-FS SIGNAL	-FS (hex)
Temperature	+127.984°C	7FFC	-128°C	8000
Vcc	6.5528V	FFF8	OV	0000
MON1	2.4997V	FFF8	OV	0000
MON2	2.4997V	FFF8	OV	0000
MON3	2.4997V	FFF8	OV	0000

Table 2. Signal Comparison

SIGNAL	FORMAT
Vcc	Unsigned
MON1	Unsigned
MON2	Unsigned
MON3	Unsigned
Temperature	Two's complement

The comparison of all five signals with the high and low user-defined values are done automatically. The corresponding flags are set to 1 within a specified time of the occurrence of an out-of-limit condition.

Calculating Signal Values

The LSB = $100\mu V$ for V_{CC}, and the LSB = $38.147\mu V$ for the MON signals when using factory default settings.

To calculate VCC, convert the unsigned 16-bit value to decimal and multiply by $100\mu V$.

To calculate MON1, MON2, or MON3, convert the unsigned 16-bit value to decimal and multiply by $38.147\mu V$.

To calculate the temperature, treat the two's complement value binary number as an unsigned binary number, then convert to decimal and divide by 256. If the result is greater than or equal to 128, subtract 256 from the result.

Temperature: high byte: -128°C to +127°C signed; low byte: 1/256°C.

Monitor/Vcc Bit Weights

MSB	2 ¹⁵	214	2 ¹³	2 ¹²	211	210	2 ⁹	2 ⁸
LSB	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	21	2 ⁰

Vcc Conversion Examples

MSB (BIN)	LSB (BIN)	VOLTAGE (V)			
10000000	10000000	3.29			
11000000	11111000	4.94			

Monitor Conversion Example

MSB (BIN)	LSB (BIN)	VOLTAGE (V)		
11000000	00000000	1.875		
10000000	10000000	1.255		

Temperature Bit Weights

S	2 ⁶	2 ⁵	24	23	22	21	20
2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8

Temperature Conversion Examples

MSB (BIN)	LSB (BIN)	TEMPERATURE (°C)				
01000000	00000000	+64				
01000000	00001111	+64.059				
01011111	00000000	+95				
11110110	00000000	-10				
11011000	00000000	-40				

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection




Figure 1. Block Diagram

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Variable Resistors

The value of each variable resistor is determined by a temperature-addressed lookup table, which can assign a unique value (00h to FFh) to each resistor for every 2°C increment over the -40°C to +102°C range (see Table 3). See the *Temperature Conversion* section for more information.

The variable resistors can also be used in manual mode. If the TEN bit equals 0, the resistors are in manual mode and the temperature indexing is disabled. The user sets the resistors in manual mode by writing to addresses 82h and 83h in Table 03 to control resistors 0 and 1, respectively.

Memory Description

The DS1856M 2-wire interface uses 8-bit addressing, which allows up to 256 bytes to be addressed traditionally on a given 2-wire slave address. However, since the A2h Memory contains more than 256 bytes, a table scheme is used. The lower 128 bytes of the A2h Memory, memory locations 00h to 7Fh, function as expected and are independent of the currently selected table. Byte 7Fh is the Table Select byte. This byte determines which memory table is accessed by the 2-wire interface when address locations 80h–FFh are accessed. Memory locations 80h–FFh are accessible only through the A2h Memory address. Valid values for the Table Select byte are shown in Table 4.

Before attempting to read and write any of the bits or bytes mentioned in this section, it is important to look at the memory map provided in a subsequent section to verify what level of password is required.

Password Protection

The DS1856M uses two 4-byte passwords to achieve three levels of access to various memory locations. The three levels of access are:

User Access: This is the default state after power-up. It allows read access to standard monitoring and status functions.

Level 1 Access: This allows access to customer data table (Tables 00 and 01) in addition to everything granted by User access. This level is granted by entering Password 1 (PW1).

Level 2 Access: This allows access to all memory, settings, and features, in addition to everything granted by Level 1 and User access. This level is granted by entering Password 2 (PW2).

Table 3. Lookup Table Address for Corresponding Temperature Values

TEMPERATURE (°C)	CORRESPONDING LOOKUP TABLE ADDRESS
<-40	80h
-40	80h
-38	81h
-36	82h
-34	83h
_	_
+98	C5h
+100	C6h
+102	C7h
>+102	C7h

Table 4. Table Select Byte

TABLE SELECT BYTE	TABLE NAME
00	EEPROM Memory
01	LEI HOM MEMOLY
02	Does Not Exist
03	Configuration
04	Resistor 0 Lookup Table
05	Resistor 1 Lookup Table

To obtain a particular level of access, the corresponding password must be entered in the Password Entry (PWE) bytes located in the A2h Memory at 7Bh to 7Eh. The value entered is compared to both the PW1 and PW2 settings located in Table 03, bytes B0h to B3h and Table 03, bytes B4h to B7h, respectively, to determine if access should be granted. Access is granted until the password is changed or until power is cycled.

Writing PWE can be done with any level of access, although PWE can never be read.

Writing PW1 and PW2 requires PW2 access. However, PW1 and PW2 can never be read, even with PW2 access.

On power-up, PWE is set to all 1s (FFFFh). As long as neither of the passwords are ever changed to FFFFh, then User access is the power-up default. Likewise, password protection can be intentionally disabled by setting the PW2 password to FFFFh.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection




Figure 2. Memory Organization

Table 5. Password Permission

PERMISSION	READ	WRITE									
<0>	1	in the row is different than , so look at each byte missions.									
<1>	all	PW2									
<2>	all	NA									
<3>	all	all (The part also writes to this byte.)									
<4>	PW2	PW2 + mode_bit									
<5>	all	all									
<6>	NA	all									
<7>	PW1	PW1									
<8>	PW2	PW2									
<9>	NA	PW2									
<10>	PW2	NA									
<11>	all	PW1									

Memory Map

Table 5 is the legend used in the memory map to indicate the access level required for read and write access.

Each table in the memory map begins with a higher level view of a particular portion of the memory showing information such as row (8 bytes) and byte names. The tables are then followed, where applicable, by an Expanded Bytes table, which shows bit names and values. Furthermore, both tables use the permission legend to indicate the access required on a row, byte, and bit level.

The memory map is followed by a *Register Description* section, which describes bytes and bits in further detail.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Memory Map

	A0h MEMORY (AT 2-WIRE ADDRESS A0h)												
Row	Row	Wo	rd 0	Woi	rd 1	Wor	rd 2	Word 3					
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F				
00-FF	<1>EE	EE											

						A2h	LOWE	RMEN	IORY								
Row	Row		Wor	d 0			Wo	rd 1			Wo	rd 2			Wo	rd 3	
(hex)	Name	Byte	0/8	Byte	e 1/9	Byte	2/A	Byte	3/B	Byte	4/C	Byte	e 5/D	Byte	e 6/E	Byte	e 7/F
00	<1>Threshold ₀	Т	emp A	larm H	i	Т	emp A	larm L	0		Temp \	Varn H	li	-	Temp \	Varn L	0
08	<1>Threshold ₁	,	VCC Ala	arm Hi			V _{CC} AI	arm Lo			VCC W	arn Hi			V _{CC} W	arn Lo	
10	<1>Threshold ₂	N	1on1 A	larm H	i	Mon1 Alarm Lo			0		Mon1 \	Varn H	li	Mon1 Warn Lo			0
18	<1>Threshold ₃	N	1on2 A	larm H	i	N	∕lon2 A	larm L	0		Mon2 \	Varn H	li		Mon2 V	Varn L	0
20	<1>Threshold4	M	1on3 A	larm H	i	N	∕lon3 A	larm L	0		Mon3 \	Varn H	li		Mon3 V	Varn L	0
28	<1>user ROM	El	E	Е	E	E	E	E	E	E	E	E	E	E	E	Е	Ε
30	<1>user ROM	El	E	Е	Ε	E	Œ	E	E	Е	E	Е	E	E	E	Е	ΞE
38	<1>user ROM	El	E	Е	E	E	E	Е	E	Е	E	Е	E	E	E	Е	E
40	<1>user ROM	El	E	Е	Ε	E	Ε	E	E	E	E	E	Ε	E	E	Е	Ε
48	<1>user ROM	El	E	Е	Ε	E	Ε	E	E	E	E	E	Ε	E	E	Е	Ε
50	<1>user ROM	El	E	E	Ε	E	E	E	E	E	E	E	E	E	E	EE	
58	<1>user ROM	El	E	E	Ε	E	E	E	E	E	EE EE		Ε	EE		EE	
60	<2>Values ₀		Temp				Vcc Value Mon1 Value							Value			
68	<0>Values ₁	<	^{2>} Mon3	3 Value	:		<2>Res	served <2		<2>Res	served	1	<0>St	atus	<3>Up	odate	
70	<2>Alrm Wrn	Alar	m ₁	Ala	rm ₀	Rese	erved	Rese	erved	Wa	rn ₁	Wa	arn ₀	Rese	erved	Reserved	
78	<0>Table Select	<6>Res	erved	<6>Re		-6-> Reserve d <6-> PWE			E msb			<6>PW	VE Isb		<5>Tbl Sel		
						EX	PAND	ED BY	TES								
Byte	Byte	Bit	:7	В	it6	Bi	Bit5 Bit4			Bit3 Bit2			Bit1		Bit0		
(hex)	Name	bit ₁₅	bit ₁₄	bit ₁₃	bit ₁₂	bit ₁₁	bit ₁₀	bit9	bit ₈	bit ₇	bit ₆	bit ₅	bit4	bit3	bit ₂	bit ₁	bit ₀
	User EE	E	Ξ	Е	Ε	E	Œ	E	E	E	E	Е	Ε	E	E	Е	ΞE
	Temp Alarm	S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6	2 ⁻⁷	2-8
	Temp Warn	S	2 ⁶	25	2 ⁴	2 ³	2 ²	2 ¹	2°	2 ⁻¹	2-2	2 ⁻³	2-4	2 ⁻⁵	2 ⁻⁶	2 ⁻⁷	2-8
	Volt Alarm	2 ¹⁵	214	2 ¹³	212	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	25	2 ⁴	2 ³	2 ²	2 ¹	2º
	Volt Warn	2 ¹⁵	214	2 ¹³	212	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
28	User ROM	E	Ξ	E	Ε	E	E	E	E	E	E	E	E	E	E	E	Ε
30	User ROM	EE	Ξ	Е	Ε	E	E	E	E	Е	E	E	Ε	E	E	Е	Ε
38	User ROM	E		E	E	E	E	Е	E	E	E	E	E	E	E	E	Ε
40	User ROM	E		E	Ε	E	Ε	Е	E	E	E	EE		EE		EE	
48	User ROM	E		E	Ε	E	Ε	E	E	E	E	EE		EE		EE	
50	User ROM	E		E	Ε	E	E	E	E	E	E	EE		EE		EE	
58	User ROM	E		E	Ε	E	E	Е	E	Е	E	E	E	E	E	E	Έ

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Memory Map (continued)

						EX	PAND	ED BY	TES								
Byte	Byte	Bit7 Bit6		В	Bit5		Bit4		Bit3		Bit2		t1	В	it0		
(hex)	Name	bit ₁₅	bit ₁₄	bit ₁₃	bit ₁₂	bit ₁₁	bit ₁₀	bit9	bit ₈	bit ₇	bit ₆	bit ₅	bit4	bit3	bit ₂	bit ₁	bit ₀
60	Temp Value	S	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	2-1	2-2	2-3	2-4	2 ⁻⁵	2-6	2-7	2-8
62	V _{CC} Value	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
64	Mon1 Value	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
66	Mon2 Value	2 ¹⁵	214	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
68	Mon3 Value	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
6E	Status	<2>R	hiz	<11>Sc	oftHiz	<2>Reserve		Reserve <2>Reserve		<2>-	ГхБ	<2>RxL		<2>Rdyb			
6F	Update	Temp	Rdy	Vcc	Rdy	Mon1 Rdy		Mon2	2 Rdy	Mon3	3 Rdy	Rese	erved	Rese	erved	Rese	erved
70	Alarm ₁	Temp	o Hi	Tem	p Lo	VC	; Hi	Vcc	; Lo	Mon	ı1 Hi	Mon	1 Lo	Mon	2 Hi	Mon	2 Lo
71	Alarm ₀	Mon	3 Hi	Mon	3 Lo	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved	М	int
74	Warn ₁	Temp	э Ні	Tem	p Lo	Vc	; Hi	Vcc	; Lo	Mon1 Hi		Mon	1 Lo	Mon	2 Hi	Mon	2 Lo
75	Warn ₀	Mon	3 Hi	Mon	3 Lo	Rese	Reserved		erved	Rese	erved	Rese	erved	Rese	erved	Rese	erved
7B	PWE msb	2 ³¹	230	2 ²⁹	2 ²⁸	2 ²⁷	2 ²⁶	2 ²⁵	2 ²⁴	2 ²³	222	2 ²¹	220	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
7D	PWE Isb	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	211	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
7F	Tbl Sel	2	7	2	<u>9</u> 6	2) 5	2	p ⁴	2) 3	2	<u>)</u> 2	2) 1	2	20

	A2h TABLE 00/01													
Row	Row	Wo	rd 0	Woi	rd 1	Woi	rd 2	Word 3						
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F					
80-FF	<7>EE	EE												

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Memory Map (continued)

	A2h TABLE 03 (CONFIGURATION)																
Pow	Row Row Word 0 Word 1 Word 2 Word 3																
(hex)	Name	Bvte	0/8		e 1/9	Byte	2/A	Byte	3/B	Bvte	4/C		5/D	Bvt	e 6/E		e 7/F
80	<0>Configo		lode		ndex		Res0	<4>R			serve				eserve		eserve
88	<8>Config ₁	Int Er	nable		nfig	Rese	erved	Rese	erved	chip	addr	Rese	erved	Rs	hift ₁	Rs	hift ₀
90	<8>Scale ₀		Rese	erved			Vcc S	Scale			Mon1	Scale			Mon2	Scale	
98	<8>Scale ₁		Mon3	Scale			Rese	rved			Res	erved			Res	erved	
A0	<8>Offset ₀		Rese	erved			Vcc C	Offset			MON1	Offset			MON2	Offse	t
A8	<8>Offset ₁		MON3	Offset			Rese	rved			Res	erved		Inte	ernal Te	emp Of	fset*
В0	<9>Pwd Value		PW1	msb			PW1	Isb			PW2	: msb			PW	2 Isb	
						Е	XPANI	DED B	YTES								
Byte	Byte	Bi	t7	Bi	t6	В	it5	Bi	t4	Bi	t3	Bi	t2	В	it1	В	it0
(hex)	Name	bit ₁₅	bit ₁₄	bit ₁₃	bit ₁₂	bit ₁₁	bit ₁₀	bitg	bit ₈	bit ₇	bit ₆	bit5	bit4	bit3	bit ₂	bit ₁	bit ₀
80	Mode	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	rved	Rese	erved	TI	EN		EN
81	Tindex	2		2			2 ⁵	_) ⁴	2		2		_	2 ¹		2°
82	Res0	2		2			2 5		2 ⁴	2		2			2 ¹		2°
83	Res1	2	o ⁷	2)6 -	2	2 ⁵	2	2 ⁴	2	3	2		2	2 ¹		2º
88	Int Enable	Ter	mp	Vo	cc	Мс	on1	Мс	n2	Мо	n3	Rese	erved	Res	erved	Res	erved
89	Config	WRPI AL	ROT_ JX	Rese	erved	Rese	erved	Rese	erved	MON	3 REF	MON	2 REF	In	v 1	In	v 2
8C	Reserved	Rese	erved	Rese	erved	Rese	erved	Rese	erved	Rese	rved	Rese	erved	Res	erved	Res	erved
8E	Rshift ₁	Rese	erved	Мо	n1²	Мо	n1¹	Мо	n1º	Rese	rved	Мо	n2²	Мс	on2¹	М	on2º
8F	Rshift ₀	Rese	erved	Мо	n3²	Мо	n3¹	Мо	n3º	Rese	rved	Rese	erved	Res	erved	Res	erved
92	V _{CC} Scale	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	210	2º	2 ⁸	27	2 ⁶	25	24	2 ³	2 ²	2 ¹	2º
94	Mon1 Scale	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2º	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
96	Mon2 Scale	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2º
98	Mon3 Scale	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2º
A2	V _{CC} Offset	S	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6
A4	Mon1 Offset	S	2 ⁸	27	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	2°	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6
A6	Mon2 Offset	S	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6
A8	Mon3 Offset	S	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	2 ⁻¹	2 ⁻²	2 ⁻³	2-4	2 ⁻⁵	2-6
AE	Temp Offset*	S	2 ⁸	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º	2-1	2-2	2 ⁻³	2-4	2 ⁻⁵	2-6
В0	PW1 msb	2 ³¹	2 ³⁰	2 ²⁹	228	227	2 ²⁶	2 ²⁵	224	2 ²³	222	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	217	2 ¹⁶
B2	PW1 lsb	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2º	2 ⁸	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2º
B4	PW2 msb	2 ³¹	2 ³⁰	2 ²⁹	228	227	2 ²⁶	2 ²⁵	224	2 ²³	222	2 ²¹	2 ²⁰	2 ¹⁹	2 ¹⁸	2 ¹⁷	2 ¹⁶
В6	PW2 Isb	2 ¹⁵	214	2 ¹³	212	211	210	2 ⁹	2 ⁸	27	2 ⁶	25	2 ⁴	2 ³	2 ²	2 ¹	2º

^{*}The final result must be XORed with BB40h.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Memory Map (continued)

			A2h TABL	E 04 (LOOKU	P TABLE FO	R RESISTOR	0)		
Row Row		Woi	rd 0	Wor	rd 1	Wor	d 2	Word 3	
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F
80	<8>LUT								
88	<8>LUT								
90	<8>LUT								
98	<8>LUT								
Α0	<8>LUT								
A8	<8>LUT								
В0	<8>LUT								
В8	<8>LUT								
C0	<8>LUT								
C8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
D0		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
D8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
E0		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
E8		Empty	Empty	Empty	Empty	Empty	Empty	Empty	Empty
F0		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
F8	<10>Res0 data		F	Resistor 0 Cal	ibration Cons	stants (see da	ta sheet Tabl	le 6)	
				EXPAN	DED BYTES				
Byte (hex)	Byte Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
80- C7	Res0	27	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
F8-FF	Res0 data		Resisto	r 0 Calibratio	n Constants (see data she	et Table 6 for	weighting)	

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Memory Map (continued)

			A2h TABLE	05 (LOOKUP	TABLE FOR	RESISTOR 1)		
Row Row		Word 0		Word 1		Word 2		Word 3	
(hex)	Name	Byte 0/8	Byte 1/9	Byte 2/A	Byte 3/B	Byte 4/C	Byte 5/D	Byte 6/E	Byte 7/F
80	<8>LUT								
88	<8>LUT								
90	<8>LUT								
98	<8>LUT								
A0	<8>LUT								
A8	<8>LUT								
В0	<8>LUT								
B8	<8>LUT								
C0	<8>LUT								
C8		Empty	Empty						
D0		Empty	Empty						
D8		Empty	Empty						
E0		Empty	Empty						
E8		Empty	Empty						
F0		Reserved	Reserved						
F8	<10>Res1 data		Re	esistor 1 Cali	bration Const	ants (see data	a sheet Table	6)	
				EXPAND	ED BYTES				
Byte (hex)	Byte Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
80- C7	Res1	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2°
F8-FF	Res1 data		Resistor	1 Calibration	Constants (s	ee data sheet	Table 6 for w	eighting)	

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Register Descriptions

Name of R	ow	
	<i>v v</i>	<read write=""><volatile><power-on-value> <read write=""><nonvolitile><factory-default-setting></factory-default-setting></nonvolitile></read></power-on-value></volatile></read>
		Teach write Tronvolute Tactory Bellute Setting
Threshold ₀		
•	Temp High Alarm	<r-all w-pw2=""><nv><7FFFh> Temperature measurements above this two's complement threshold set its corresponding alarm bit. Measurements below this threshold clear the alarm bit.</nv></r-all>
•	Temp Low Alarm	
•	Temp High Warning.	<r-all w-pw2=""><nv><7FFFh> Temperature measurements above this two's complement threshold set its corresponding warning bit. Measurements below this threshold clear the warning bit.</nv></r-all>
•	Temp Low Warning	<r-all w-pw2=""><nv><8000h> Temperature measurements below this two's complement threshold set its corresponding warning bit. Measurements above this threshold clear the warning bit.</nv></r-all>
Threshold ₁		
•		<r-all w-pw2=""><nv><ffffh> Voltage measurements of the V_{CC}</ffffh></nv></r-all>
		input above this unsigned threshold set its corresponding alarm bit. Measurements below this threshold clear the alarm bit.
•	VCC Low Alarm	<r-all w-pw2=""><<nv><0000h> Voltage measurements of the V_{CC} input below this unsigned threshold set its corresponding alarm bit. Measurements above this threshold clear the alarm bit.</nv></r-all>
•	VCC High Warning	
•	VCC Low Warning	
Threshold ₂		con respectively and the same a
_		<r-all w-pw2=""><nv><ffffh> Voltage measurements of the Mon1</ffffh></nv></r-all>
•	Mon1 High Alarm	input above this unsigned threshold set its corresponding alarm bit. Measurements below this threshold clear the alarm bit.
•	Mon1 Low Alarm	<r-all w-pw2=""><nv><0000h> Voltage measurements of the Mon1 input below this unsigned threshold set its corresponding alarm bit. Measurements above this threshold clear the alarm bit.</nv></r-all>

Maxim Integrated 17

Mon1 High Warning. <R-all/W-pw2><NV><FFFFh> Voltage measurements of the Mon1

Mon1 Low Warning .. <R-all/W-pw2><NV><0000h> Voltage measurements of the Mon1

input above this unsigned threshold set its corresponding warning bit. Measurements below this threshold clear the warning bit.

input below this unsigned threshold set its corresponding warning bit. Measurements above this threshold clear the warning bit.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Register Descriptions (continued)

Th	resh	old.	,
111	110011	OIU:	í

• *Mon2 High Alarm* <R-all/W-pw2><NV><FFFFh> Voltage measurements of the Mon2

input above this unsigned threshold set its corresponding alarm bit. Measurements below this threshold clear the alarm bit.

• Mon2 Low Alarm <R-all/W-pw2><NV><0000h> Voltage measurements of the Mon2

input below this unsigned threshold set its corresponding alarm bit. Measurements above this threshold clear the alarm bit.

• *Mon2 High Warning*. <R-all/W-pw2><NV><FFFFh> Voltage measurements of the Mon2 input above this unsigned threshold set its corresponding warning

bit. Measurements below this threshold clear the warning bit.

• Mon2 Low Warning.. <R-all/W-pw2><NV><0000h> Voltage measurements of the Mon2

input below this unsigned threshold set its corresponding warning bit. Measurements above this threshold clear the warning bit.

Threshold₄

• Mon3 High Alarm <R-all/W-pw2><NV><FFFFh> Voltage measurements of the Mon3

input above this unsigned threshold set its corresponding alarm bit.

Measurements below this threshold clear the alarm bit.

• Mon3 Low Alarm <R-all/W-pw2><NV><0000h> Voltage measurements of the Mon3

input below this unsigned threshold set its corresponding alarm bit.

Measurements above this threshold clear the alarm bit.

• Mon3 High Warning. <R-all/W-pw2><NV><FFFFh> Voltage measurements of the Mon3

input above this unsigned threshold set its corresponding warning bit. Measurements below this threshold clear the warning bit.

• Mon3 Low Warning.. <R-all/W-pw2><NV><0000h> Voltage measurements of the Mon3

input below this unsigned threshold set its corresponding warning bit. Measurements above this threshold clear the warning bit.

User ROM

• User ROM <R-all/W-pw2><NV><00h> Nonvolatile EEPROM memory.

A2D Value₀

- Mon2 Meas...... <R-all/W-NA><Volatile><0000h> Unsigned voltage measurement.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

_Register Descriptions (continued)

A2D Value₁

•	Mon3 Meas	. <r-all w-na=""><volatile><0000h> Unsigned voltage measurement.</volatile></r-all>
•		- R-all/W-NA> <volatile><0000h></volatile>
•		<pre><</pre>
		 < R-all/W-NA> Volatile><1b> High when resistor outputs are high impedance.
	*	 - R-all/W-all> Volatile Ob> Setting this bit will make resistor outputs high
	.,	impedance.
	c) Reserved	R-all/W-NA> <volatile><0b></volatile>
	,	. <r-all w-na=""><volatile><conditional> Reflects the logic level to be output on pin Out1.</conditional></volatile></r-all>
		. <r-all w-na=""><volatile><conditional> Reflects the logic level to be output on pin Out2.</conditional></volatile></r-all>
		. <r-all w-na=""><volatile>< VCC dependent > Ready Bar. When the supply is</volatile></r-all>
	, ,	above the Power-On-Analog (POA) trip point, this bit is active LOW.
		Thus, this bit reads a logic One if the supply is below POA or too low
		to communicate over the 2-wire bus.
•	<i>Update</i>	. <r-all w-all=""><00h> Status of completed conversions. At Power-On,</r-all>
		these bits are cleared and will be set as each conversion is completed.
		These bits can be cleared so that a completion of a new conversion
		may be verified.
		. Temperature conversion is ready.
		VCC conversion is ready.
		Mon1 conversion is ready.
		Mon2 conversion is ready.
C	e) Mon3 Rdy	. Mon3 conversion is ready.
Status	41	CD oll/W/N/A> Wolotilo> <10h> High Aloma Status hits
•		. <r-all w-na=""><volatile><10h> High Alarm Status bits High Alarm Status for Temperature measurement.</volatile></r-all>
		. Low Alarm Status for Temperature measurement.
		High Alarm Status for V _{CC} measurement.
		Low Alarm Status for VCC measurement. This bit is set when the VCC
	u) (CC 10	supply is below the POA trip point value. It clears itself when a V _{CC}
		measurement is completed and the value is above the low threshold.
	e) MON1 Hi	High Alarm Status for MON1 measurement.
		Low Alarm Status for MON1 measurement.
	g) MON2 Hi	. High Alarm Status for MON2 measurement.
		Low Alarm Status for MON2 measurement.
•	$Alarm_1$. <r-all w-na=""><volatile><00h> Low Alarm Status bits.</volatile></r-all>
	a) MON3 HI	. High Alarm Status for MON3 measurement.
		. Low Alarm Status for MON3 measurement.
	c) Mint	. Maskable Interrupt. If an alarm is present and the alarm is enabled then
	D 1	this bit is high. Otherwise this bit is a zero.
•		. <r-all w-na=""><volatile><00h>.</volatile></r-all>
•	0.	. <r-all w-na=""><volatile><00h> High Warning Status bits.</volatile></r-all>
		High Warning Status for Temperature measurement.
		 Low Warning Status for Temperature measurement. High Warning Status for V_{CC} measurement.
	c) VCC Hi	. Figh warning Status for V _{CC} measurement.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Register Descriptions (continued)

	e) MON1 Hi	Low Warning Status for V_{CC} measurement. This bit is set when the V_{CC} supply is below the POA trip point value. It clears itself when a V_{CC} measurement is completed and the value is above the low threshold. High Warning Status for MON1 measurement.
	g) MON2 Hi	Low Warning Status for MON1 measurement. High Warning Status for MON2 measurement. Low Warning Status for MON2 measurement.
•	a) MON3 HI	<r-all w-na=""><volatile><00h> Low warning Status bits. High Warning Status for MON3 measurement. Low Warning Status for MON3 measurement.</volatile></r-all>
Table Sele	ect	
•	Reserved	<r-na><w-all><00h> <r-na><w-all><fffffffh> Password Entry. There are two passwords for the DS1856M. The lower level password (PW1) has all the access of a normal user plus those made available with PW1. The higher level password (PW2) has all of the access of PW1 plus those made available with PW2. The value of the password reside in EE inside of PW2 memory.</fffffffh></w-all></r-na></w-all></r-na>
•	TBL Sel	<r-all w-all=""><00h> Table Select. The upper memory tables of the DS1856M are accessible by writing the correct table value in this register. If the device is configured to have a Table 01h then writing a 00h ora 01h in this byte will access that table.</r-all>
$Config_0$		
•		<r-pw2 w-pw2=""><volatile><03h> At Power-On this bit is HIGH, which enables autocontrol of the LUT. If this bit is written to a ZERO then the resistor values are writeable by the user and the LUT recalls are disabled. This allows the user to interactively test their modules by manually writing resistor values. The resistors will update with the new value at the end of the write cycle. Thus both registers (Res0 and Res1) should be written in the same write cycle. The 2-wire Stop condition is the end of the write cycle.</volatile></r-pw2>
	b) AEN	At Power-On this bit is HIGH, which enables autocontrol of the LUT. If this bit is cleared to a ZERO then the temperature calculated index value (T index) is writable by the user and the updates of calculated indexes are disabled. This allows the user to interactively test their modules by controlling the indexing for the lookup tables. The recalled values from the LUTs will appear in the resistor registers after the next completion of a temperature conversion (just like it would happen in auto mode). Both pots will update at the same time (just like it would happen in auto mode).
•	T Index	<r-pw2><w-pw2+aenb><00h> Holds the calculated index based on the Temperature Measurement. This index is used for the address during Lookup of Tables 4 and 5.</w-pw2+aenb></r-pw2>

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

_Register Descriptions (continued)

•		<r-pw2><w-pw2+tenb><ffh> The base value used for Resistor 0 and recalled from Table 4 at the memory address found in T Index. This register is updated at the end of the Temperature conversion. <r-pw2><w-pw2+tenb><ffh> The base value used for Resistor 1</ffh></w-pw2+tenb></r-pw2></ffh></w-pw2+tenb></r-pw2>
• Config	Reserved	and recalled from Table 5 at the memory address found in T Index. This register is updated at the end of the Temperature conversion. <r-pw2><w-pw2><00h> SRAM.</w-pw2></r-pw2>
•	Int Enable	<r-pw2 w-pw2=""><nv><f8h> Configures the maskable interrupt for</f8h></nv></r-pw2>
	a) Temp Enable	the Out1 pin. Temperature measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	b) V _{CC} Enable	. V _{CC} measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	c) MON1 Enable	MON1 measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	d) MON2 Enable	MON2 measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	e) MON3 Enable	MON3 measurements, outside of the threshold limits, are enabled to create an active interrupt on the Out1 pin.
	f) Reserved	
•	,	<r-pw2 w-pw2=""><nv><40h> Configure the memory location and the polarity of the digital outputs.</nv></r-pw2>
	a) WRPROT_AUX	When this bit is 1, the A0h Memory is write protected.
		This bit must be programmed to 1.
	c) Reserved	
		When 0, MON3 is referenced to GND. When 1, MON3 is referenced to VCC.
	/	When 0, MON2 is referenced to GND. When 1, MON2 is referenced to VCC.
		Enable the inversion of the relationship between IN1 and OUT1.
		Enable the inversion of the relationship between IN2 and OUT2.
•		Allows for right-shifting the final answer of some voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct lsb.
•	Right Shift ₀	Allows for right-shifting the final answer of some voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct lsb.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Register Descriptions (continued)

Scale ₀ •	MON1 Scale	<r-pw2 w-pw2=""><nv><set 6.5535v="" fs="" is="" so="" that="" value=""> Controls the Scaling or Gain of the V_{CC} measurements. <r-pw2 w-pw2=""><nv><set 2.500v="" fs="" is="" so="" that="" value=""> Controls the Scaling or Gain of the MON1 measurements. <r-pw2 w-pw2=""><set 2.500v="" fs="" is="" so="" that="" value=""> Controls the Scaling or Gain of the MON2 measurements.</set></r-pw2></set></nv></r-pw2></set></nv></r-pw2>
Scale ₁	MON3 Scale	<r-pw2 w-pw2=""><nv><set 2.500v="" fs="" is="" so="" that="" value=""> Controls the Scaling or Gain of the MON3 measurements.</set></nv></r-pw2>
Offset ₀ •	MON1 Offset	<r-pw2 w-pw2=""><nv><0000h> Allows for offset control of V_{CC} measurement if desired. <r-pw2 w-pw2=""><nv><0000h> Allows for offset control of MON1 measurement if desired. <r-pw2 w-pw2=""><nv><0000h> Allows for offset control of MON2 measurement if desired.</nv></r-pw2></nv></r-pw2></nv></r-pw2>
Offset ₁ •		<r-pw2 w-pw2=""><nv><0000h> Allows for offset control of MON3 measurement if desired. <r-pw2 w-pw2=""><nv><0000h> Allows for offset control of Temp measurement if desired.</nv></r-pw2></nv></r-pw2>
PWD Val	Password 1	<r-na w-pw2=""><nv><ffffffff> The PWE value is compared against the value written to this location to enable PW1 access. At power-on, the PWE value is set to all ones. Thus writing these bytes to all ones grants PW1 access on power-up without writing the password entry. <r-na w-pw2=""><nv><ffffffff> The PWE value is compared against the value written to this location to enable PW2 access. At power-on, the PWE value is set to all ones. Thus writing these bytes to all ones grants PW2 access on power-up without writing the password entry.</ffffffff></nv></r-na></ffffffff></nv></r-na>
LUT •		The unsigned value for Resistor 0. The unsigned value for Resistor 1.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Programming the Lookup Table (LUT)

The following equation can be used to determine which resistor position setting, 00h to FFh, should be written in the LUT to achieve a given resistance at a specific temperature.

$$pos(\alpha,R,C) = \frac{R - u \times \left[1 + v \times (C - 25) + w \times (C - 25)^{2}\right]}{(x) \times \left[1 + y \times (C - 25) + z \times (C - 25)^{2}\right]} - \alpha$$

R = the resistance desired at the output terminal

C = temperature in degrees Celsius

u, v, w, x₁, x₀, y, z, and α are calculated values found in the corresponding lookup tables. The variable x from the equation above is separated into x₁ (the MSB of x) and x₀ (the LSB of x). Their addresses and LSB values are given below. The variable y is a signed value. All other variables are unsigned. Resistor 0 variables are found in Table 04, and Resistor 1 variables are found in Table 05.

When shipped from the factory, all other memory locations in the LUTs are programmed to FFh.

Table 6. Calibration Constants

ADDRESS	VARIABLE	LSB		
F8h	u	20		
F9h	V	20E-6		
FAh	w	100E-9		
FBh	X1	21		
FCh	x ₀	2-7		
FDh	У	2E-6 (signed)		
FEh	Z	10E-9		
FFh α		2-2		

Internal Calibration

For monitoring weak receive signals, the DS1856M provides the ability to calibrate the ADC full scale to provide optional SNR for the range of the receive signals. Calibration of the ADC is discussed in detail in the Application Note 3408: DS1856 Internal Calibration and Right Shifting (Scalable Dynamic Ranging).

Temperature Conversion

The direct-to-digital temperature sensor measures temperature through the use of an on-chip temperature measurement technique with a -40°C to +102°C operating range. Temperature conversions are initiated upon power-up, and the most recent conversion is stored in memory locations 60h and 61h of the A2h




Figure 3. Lookup Table Hysteresis

Memory, which are updated every t_{frame}. Temperature conversions do not occur during an active read or write to memory.

The value of each resistor is determined by the temperature-addressed lookup table. The lookup table assigns a unique value to each resistor for every 2°C increment with a 1°C hysteresis at a temperature transition over the operating temperature range (see Figure 3).

Power-Up and Low-Voltage Operation

During power-up, the device is inactive until V_{CC} exceeds the digital power-on-reset voltage (POD). At this voltage, the digital circuitry, which includes the 2-wire interface, becomes functional. However, EEPROM-backed registers/settings cannot be internally read (recalled into shadow SRAM) until V_{CC} exceeds the analog power-on-reset voltage (POA), at which time the remainder of the device becomes fully functional. Once V_{CC} exceeds POA, the RDYB bit in byte 6Eh of the A2h Memory is timed to go from a 1 to a 0 and indicates when analog-to-digital conversions begin. If V_{CC} ever dips below POA, the RDYB bit reads as a 1 again. Once a device exceeds POA and the EEPROM is recalled, the values remain active (recalled) until V_{CC} falls below POD.

For 2-wire device addresses sourced from EEPROM, the device address is A2h until V_{CC} exceeds POA and the EEPROM values are recalled. The A0h Memory is always available within this voltage window (between POD and the EEPROM recall).

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Furthermore, as the device powers up, the V_CClo alarm flag (bit 4 of 70h in A2h Memory) defaults to a 1 until the first V_CC analog-to-digital conversion occurs and sets or clears the flag accordingly.

2-Wire Operation

Clock and Data Transitions: The SDA pin is normally pulled high with an external resistor or device. Data on the SDA pin may only change during SCL-low time periods. Data changes during SCL-high periods will indicate a START or STOP condition depending on the conditions discussed below. See the timing diagrams in Figures 4 and 5 for further details.

START Condition: A high-to-low transition of SDA with SCL high is a START condition that must precede any other command. See the timing diagrams in Figures 4 and 5 for further details.

STOP Condition: A low-to-high transition of SDA with SCL high is a STOP condition. After a read or write sequence, the stop command places the DS1856M into a low-power mode. See the timing diagrams in Figures 4 and 5 for further details.

Acknowledge: All address and data bytes are transmitted through a serial protocol. The DS1856M pulls the SDA line low during the ninth clock pulse to acknowledge that it has received each word.

Standby Mode: The DS1856M features a low-power mode that is automatically enabled after power-on, after a STOP command, and after the completion of all internal operations.

Device Addressing: The DS1856M must receive an 8-bit device address, the slave address byte, following a START condition to enable a specific device for a read or write operation. The address is clocked into this part MSB to LSB. The address byte consists of either A2h or the value in Table 03, 8Ch for the A2h Memory or A0h for the A0h Memory, then the R/W bit. This byte must match the address programmed into Table 03, 8Ch or A0h (for the A0h Memory). If a device address match occurs, this part will output a zero for one clock cycle as an acknowledge and the corresponding block of memory is enabled (see the Memory Organization section). If the R/W bit is high, a read operation is initiated. If the R/W is low, a write operation is initiated (see the Memory Organization section). If the address does not match, this part returns to a low-power mode.

Write Operations

After receiving a matching address byte with the R/W bit set low, if there is no write protect, the device goes

into the write mode of operation (see the *Memory Organization* section). The master must transmit an 8-bit EEPROM memory address to the device to define the address where the data is to be written. After the byte has been received, the DS1856M transmits a zero for one clock cycle to acknowledge the address has been received. The master must then transmit an 8-bit data word to be written into this address. The DS1856M again transmits a zero for one clock cycle to acknowledge the receipt of the data. At this point, the master must terminate the write operation with a STOP condition. The DS1856M then enters an internally timed write process t_W to the EEPROM memory. All inputs are disabled during this byte write cycle.

Page Write

The DS1856M is capable of an 8-byte page write. A page is any 8-byte block of memory starting with an address evenly divisible by eight and ending with the starting address plus seven. For example, addresses 00h through 07h constitute one page. Other pages would be addresses 08h through 0Fh, 10h through 17h, 18h through 1Fh, etc.

A page write is initiated the same way as a byte write, but the master does not send a STOP condition after the first byte. Instead, after the slave acknowledges the data byte has been received, the master can send up to seven more bytes using the same nine-clock sequence. The master must terminate the write cycle with a STOP condition or the data clocked into the DS1856M will not be latched into permanent memory.

The address counter rolls on a page during a write. The counter does not count through the entire address space as during a read. For example, if the starting address is 06h and 4 bytes are written, the first byte goes into address 06h. The second goes into address 07h. The third goes into address 00h (not 08h). The fourth goes into address 01h. If 9 bytes or more are written before a STOP condition is sent, the first bytes sent are overwritten. Only the last 8 bytes of data are written to the page.

Acknowledge Polling: Once the internally timed write has started and the DS1856M inputs are disabled, acknowledge polling can be initiated. The process involves transmitting a <u>START</u> condition followed by the device address. The R/W bit signifies the type of operation that is desired. The read or write sequence will only be allowed to proceed if the internal write cycle has completed and the DS1856M responds with a zero.

Read Operations

After receiving a matching address byte with the R/\overline{W} bit set high, the device goes into the read mode of

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

operation. There are three read operations: current address read, random read, and sequential address read.

Current Address Read

The DS1856M has an internal address register that maintains the address used during the last read or write operation, incremented by one. This data is maintained as long as V_{CC} is valid. If the most recent address was the last byte in memory, then the register resets to the first address.

Once the device address is clocked in and acknowledged by the DS1856M with the R/\overline{W} bit set to high, the current address data word is clocked out. The master does not respond with a zero, but does generate a STOP condition afterwards.

Single Read

A random read requires a dummy byte write sequence to load in the data byte address. Once the device and data address bytes are clocked in by the master and acknowledged by the DS1856M, the master must generate another START condition. The master now initiates a current address read by sending the device address with the R/\overline{W} bit set high. The DS1856M acknowledges the device address and serially clocks out the data byte.

Sequential Address Read

Sequential reads are initiated by either a current address read or a random address read. After the

master receives the first data byte, the master responds with an acknowledge. As long as the DS1856M receives this acknowledge after a byte is read, the master can clock out additional data words from the DS1856M. After reaching address FFh, it resets to address 00h.

The sequential read operation is terminated when the master initiates a STOP condition. The master does not respond with a zero.

The following section provides a detailed description of the 2-wire theory of operation.

2-Wire Serial-Port Operation

The 2-wire serial-port interface supports a bidirectional data transmission protocol with device addressing. A device that sends data on the bus is defined as a transmitter, and a device that receives data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1856M operates as a slave on the 2-wire bus. Connections to the bus are made through the open-drain I/O lines SDA and SCL. The following I/O terminals control the 2-wire serial port: SDA, SCL. Timing diagrams for the 2-wire serial port can be found in Figures 4 and 5. Timing information for the 2-wire serial port is provided in the AC Electrical Characteristics table for 2-wire serial communications.




Figure 4. 2-Wire Data Transfer Protocol

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection




Figure 5. 2-Wire AC Characteristics

The following bus protocol has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus not busy: Both data and clock lines remain high.

START data transfer: A change in the state of the data line from high to low while the clock is high defines a START condition.

STOP data transfer: A change in the state of the data line from low to high while the clock line is high defines the STOP condition.

Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line can be changed during the low period of the clock signal. There is one clock pulse per bit of data. Figures 4 and 5 detail how data transfer is accomplished on the 2-wire bus. Depending on the state of the R/W bit, two types of data transfer are possible.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Within the bus specifications, a standard mode (100kHz clock rate) and a fast mode (400kHz clock rate) are defined. The DS1856M works in both modes.

Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the byte has been received. The master device must generate an extra clock pulse, which is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge-related clock pulse. Setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the STOP condition.

- 1) Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the command/control byte. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte.
- 2) Data transfer from a slave transmitter to a master receiver. The master transmits the first byte (the command/control byte) to the slave. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a not acknowledge can be returned.

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

The master device generates all serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released.

The DS1856M can operate in the following two modes:

- Slave Receiver Mode: Serial data and clock are received through SDA and SCL, respectively. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after the slave (device) address and direction bit have been received.
- 2) Slave Transmitter Mode: The first byte is received and handled as in the slave receiver mode. However, in this mode the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1856M, while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

Ordering Information

PART	RES0/RES1 RESISTANCE (kΩ)	PIN-PACKAGE
DS1856B-M50+	50/50	16 CSBGA
DS1856B-M50+T&R	50/50	16 CSBGA
DS1856E-M50+	50/50	16 TSSOP
DS1856E-M50+T&R	50/50	16 TSSOP

⁺Denotes a lead(Pb)-free/RoHS-compliant package. T&R = Tape and reel.

Note: All devices are specified over the -40°C to +95°C temperature range.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
CSBGA	X16+1	21-0355	90-0334
TSSOP	U16+1	21-0066	90-0117

Dual, Temperature-Controlled Resistors with Calibrated Monitors and Password Protection

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/12	Initial release	_
1	6/13	Updated the config section	21



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital Potentiometer ICs category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G X9C1038 CAT5110TBI-50GT3 CAT5112ZI-50-GT3

CAT5111YI-10-GT3 MCP4351-502E/ML MCP4641-502E/ST MCP4651T-503E/ML MCP4162-103E/SN MCP4451-103E/ML MCP4451
502E/ST MCP4532T-103E/MF MCP4631-503E/ST MCP4631T-503E/ML MCP4661-502E/ST CAT5113VI-00-GT3 MCP4641T-502E/ML

MCP4021-103E/MS DS1855E-010+ MAX5160LEUA+T MCP4231T-503E/ML MCP4142-104E/MF AD5260BRUZ200-RL7 CAT5113LI
50-G CAT5114LI-00-G AD5116BCPZ10-500R7 AD5116BCPZ80-500R7 AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5142ABRUZ100

AD5143BCPZ10-RL7 AD5253BRUZ10 AD5253BRUZ50 AD5144TRUZ10-EP AD5160BRJZ10-RL7 AD5162BRMZ100

AD5170BRMZ2.5-RL7 AD5162WBRMZ100-RL7 AD5165BUJZ100-R7 AD5171BRJZ10-R2 AD5171BRJZ10-R7