



## General Description

The MAX1002 is a dual, 6-bit analog-to-digital converter (ADC) that combines high-speed, low-power operation with a user-selectable input range, an internal reference, and a clock oscillator. The dual, parallel ADCs are designed to convert in-phase (I) and quadrature (Q) analog signals into two 6-bit offset-binary-coded digital outputs at sampling rates up to 60Msps while achieving typical integral nonlinearity (INL) and differential nonlinearity (DNL) of  $\pm 1/4$ LSB. The ability to interface directly with baseband I and Q signals makes the MAX1002 ideal for use in direct-broadcast satellite, VSAT, and QAM16 demodulation applications.

The MAX1002 input amplifiers feature true differential inputs, a 55MHz -0.5dB analog bandwidth, and userprogrammable input full-scale ranges of 125mVp-p, 250mVp-p, or 500mVp-p. With an AC-coupled input signal, matching performance between input channels is typically 0.1dB gain, 1/4LSB offset, and 0.5° phase. Dynamic performance is 5.85 effective number of bits (ENOB) with a 20MHz analog input signal, or 5.78 ENOB with a 50MHz input signal.

The MAX1002 operates with a single +5V power supply and provides TTL-compatible digital outputs. The device is available in the commercial temperature range (0°C to +70°C) and comes in a 36-pin SSOP package.

## **Applications**

Direct Broadcast Satellite (DBS) Receivers **VSAT Receivers** Wide Local Area Networks (WLAN) Cable Television Set-Top Boxes

## **Features**


- ♦ ±1/4LSB INL and DNL, Typical
- ↑ 1/4LSB (typ) Channel-to-Channel Offset Matching
- ♦ 0.1dB Gain and 0.5° Phase Matching, Typical
- ♦ Internal Bandgap Voltage Reference
- ♦ Two Matched 6-Bit, 60Msps ADCs
- **♦** Excellent Dynamic Performance: 5.85 ENOB with 20MHz Analog Input 5.7 ENOB with 50MHz Analog Input
- ♦ Internal Oscillator with Overdrive Capability
- ♦ 55MHz (-0.5dB) Bandwidth Input Amplifiers with True Differential Inputs
- ♦ User-Selectable Input Full-Scale Range (125mVp-p, 250mVp-p, or 500mVp-p)
- **♦** Single-Ended or Differential Input Drive
- → +5V Single Supply
- **♦ TTL Outputs**
- ♦ 90Msps Upgrade with +3.3V CMOS-Compatible Output Available (MAX1003)

## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1002CAX	0°C to +70°C	36 SSOP

Pin Configuration appears at end of data sheet.

## Functional Diagram



NIXIN

Maxim Integrated Products 1

## **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.3V to +6.5V
V <sub>CCO</sub> to OGND	0.3V, +6.5V
GND to OGND	0.3V, +0.3V
Digital and Clock Output Pins to OGND	0.3V, V <sub>CCO</sub> (<10sec)
All Other Pins to GND	0.3V, V <sub>C</sub> C

Continuous Power Dissipation ( $T_A = +70$ °C)	
SSOP (derate 45mW/°C above +70°C)	941mW
Operating Temperature Range	0°C to +70°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, <10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub>, V<sub>CCO</sub> =  $+5V \pm 5\%$ ; T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>; unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC ACCURACY (Note 1)		1					
Resolution	RES		6			Bits	
Integral Nonlinearity	INL		-0.5	±0.25	0.5	LSB	
Differential Nonlinearity	DNL	No missing codes over temperature	-0.5	±0.25	0.5	LSB	
	V <sub>FSH</sub>	GAIN = V <sub>CC</sub> (high gain)	118.75	125	131.25	mVp-p	
Full-Scale Input Range	VFSM	GAIN = open (mid gain)	237.5	250	262.5		
	V <sub>FSL</sub>	GAIN = GND (low gain)	475	500	525		
INVERTING AND NONINVERTI	NG ANALO	G INPUTS					
Input Open-Circuit Voltage	VAOC		2.25	2.35	2.45	V	
Input Resistance	RIN		13	20	29	kΩ	
Input Capacitance	CIN	Guaranteed by design		3	5	pF	
Common-Mode Voltage Range	V <sub>C</sub> M	Other analog input driven with external source (Note 2)	1.75		2.75	V	
OSCILLATOR INPUTS							
Oscillator Input Resistance	Rosc	Other oscillator input tied to V <sub>CC</sub> + 0.3V	4.8	8	12.1	kΩ	
DIGITAL OUTPUTS (DI0-DI5, D	Q0-DQ5)						
Digital Outputs Logic-High Voltage	Voн	ISOURCE = 50µA	2.4			V	
Digital Outputs Logic-Low Voltage	VoL	ISINK = 400µA			0.5	V	
POWER SUPPLY							
Supply Current	Icc			63	104	mA	
Power-Supply Rejection Ratio	PSRR	V <sub>CC</sub> = 4.75V to 5.25V (Note 3)		-75	-40	dB	
Digital Outputs Supply Current	Icco	20MHz, FS I & Q analog inputs, C <sub>LOAD</sub> = 15pF (Note 4)			24	mA	
Power Dissipation	PD			380		mW	
	-						

#### AC ELECTRICAL CHARACTERISTICS


(V<sub>CC</sub>, V<sub>CCO</sub> =  $+5V \pm 5\%$ ; T<sub>A</sub> = +25°C; unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>DYNAMIC PERFORMANCE</b> (GA unless otherwise noted.)	IN = open;	external 60MHz clock (Figure 7); V <sub>INI</sub> , V <sub>INIQ</sub> = 20	MHz sine;	amplitude	e -1dB be	elow FS;	
Maximum Sample Rate	f <sub>MAX</sub>		60			Msps	
Analog Input -0.5dB Bandwidth	BW	Gain = GND, open, VCC		55		MHz	
		GAIN = open (mid gain)	5.6	5.85		Bits	
Effective Number of Bits	ENOB <sub>M</sub>	GAIN = open (mid gain), V <sub>IN</sub> = 50MHz, -1dB below FS		5.7			
	ENOBH	Gain = V <sub>CC</sub> (high gain)		5.8			
	ENOBL	Gain = V <sub>CC</sub> (low gain)		5.85			
Signal-to-Noise and Distortion Ratio	SINAD	Gain = open (mid gain)	35.4	37		dB	
Input Offcot (Noto E)	OFF	I channel	-0.5		0.5	LSB	
Input Offset (Note 5)	OFF	Q channel	-0.5		0.5		
Crosstalk Between ADCs	XTLK			-55		dB	
Offset Mismatch Between ADCs	OMM2	(Note 5)	-0.5	±0.25	0.5	LSB	
Amplitude Match Between ADCs	AM		-0.2	±0.1	0.2	dB	
Phase Match Between ADCs	PM		-2	±0.5	2	degrees	
TIMING CHARACTERISTICS (d	ata outputs:	$R_L = 1M\Omega$ , $C_L = 15pF$ , Figure 8)	'				
DCLK to Data-Propagation Delay	tpD	(Note 6)		7.1		ns	
Data Valid Skew	tskew	(Note 6)		3.6		ns	
Input to DCLK Delay	†DCLK	TNK+ to DCLK (Note 6)		5.3		ns	
Aperture Delay	tap			5.5		ns	
Pipeline Delay	PD			1		clock cycle	


- Note 1: Best straight-line linearity method.
- Note 2: A typical application will AC couple the analog input to the DC bias level present at the analog inputs (typically 2.35V). However, it is also possible to DC couple the analog input (using differential or single-ended drive) within this common-mode input range (Figures 4, 5).
- **Note 3:** PSSR is defined as the change in the mid-gain, full-scale range as a function of the variation in V<sub>CC</sub> supply voltage (expressed in decibels).
- **Note 4:** The current in the V<sub>CCO</sub> supply is a strong function of the capacitive loading on the digital outputs. To minimize supply transients and achieve the best dynamic performance, reduce the capacitive loading effects by keeping line lengths on the digital outputs to a minimum.
- Note 5: Offset-correction compensation enabled, 0.22µF at Q and I compensation inputs (Figures 2, 3).
- Note 6: tpD and tsKEW are measured from the 1.4V level of the output clock, to the 1.4V level of either the rising or falling edge of a data bit. tDCLK is measured from the 50% level of the clock overdrive signal on TNK+ to the 1.4V level of DCLK. The capacitive load on the outputs is 15pF.


## Typical Operating Characteristics


(V<sub>CC</sub>, V<sub>CCO</sub> = +5V  $\pm$ 5%; MAX1002/MAX1003 evaluation kit; T<sub>A</sub> = +25°C; unless otherwise noted.)

















## Pin Description

PIN	NAME	FUNCTION		
1	GAIN	Gain-Select Input. Sets input full-scale range: 125/250/500mVp-p (Table 1).		
2	IOCC+	Positive I-Channel Offset-Correction Compensation. Connect 0.22µF capacitor for AC-coupled inputs (Figures 2, 3). Ground for DC-coupled inputs (Figures 4, 5).		
3	IOCC-	Negative I-Channel Offset-Correction Compensation. Connect 0.22µF capacitor for AC-coupled inputs (Figures 2, 3). Ground for DC-coupled inputs (Figures 4, 5).		
4	IIN+	I-Channel Noninverting Analog Input		
5	IIN-	I-Channel Inverting Analog Input		
6	Vcc	+5V ±5% Supply. Bypass with 0.01μF capacitor to GND (Pin 7).		
7, 11, 12, 18, 19	GND	Analog Ground		
8	Vcc	+5V ±5% Supply. Bypass with 0.01μF capacitor to GND (Pin 11).		
9	TNK+	Positive Oscillator/Clock Input		
10	TNK-	Negative Oscillator/Clock Input		
13	Vcc	+5V ±5% Supply. Bypass with 0.01μF capacitor to GND (Pin 12).		
14	QIN-	Q-Channel Inverting Analog Input		
15	QIN+	Q-Channel Noninverting Analog Input		
16	QOCC-	Negative Q-Channel Offset-Correction Compensation. Connect 0.22µF capacitor for AC-coupled inputs (Figures 2, 3). Ground for DC-coupled inputs (Figures 4, 5).		
17	QOCC+	Positive Q-Channel Offset-Correction Compensation. Connect 0.22µF capacitor for AC-coupled inputs (Figures 2, 3). Ground for DC-coupled inputs (Figures 4, 5).		
20-25	DQ5-DQ0	Q-Channel Digital Outputs 0–5. DQ5 is the most significant bit (MSB).		
26, 28	Vcco	+5V ±5% Digital Supply. Bypass each with 47pF to OGND (Pin 27).		
27	OGND	Digital Output Ground		
29	DCLK	Digital Clock Output. Frames the output data.		
30–35	DI0-DI5	I-Channel Digital Outputs 0–5. DI5 is the most significant bit (MSB).		
36	Vcc	$+5V$ $\pm5\%$ Supply. Bypass with 0.01µF to GND (Pin 19).		

## **Detailed Description**

#### **Converter Operation**

The MAX1002 contains two 6-bit analog-to-digital converters (ADCs), a buffered voltage reference, and oscillator circuitry. The ADCs use a flash-conversion technique to convert an analog input signal into a 6-bit parallel digital output code. The MAX1002's unique design includes 63 fully differential comparators and a proprietary encoding scheme that ensures no more than 1LSB dynamic encoding error. The control logic interfaces easily to most digital signal processors (DSPs) and microprocessors ( $\mu$ Ps) with +5V CMOScompatible logic interfaces. Figure 1 shows the MAX1002 in a typical application.

#### **Programmable Input Amplifiers**

The MAX1002 has in-phase (I) and quadrature (Q) programmable-gain input amplifiers with a 55MHz -0.5dB bandwidth and true differential inputs. To maximize performance in high-speed systems, each amplifier has less than 5pF of input capacitance. The input amplifier gain is programmed via the GAIN pin to provide three possible input full-scale ranges (FSR) (Table 1).

**Table 1. Input Amplifier Programming** 

GAIN	INPUT FULL-SCALE RANGE (mVp-p)
GND	500
Open	250
Vcc	125

Figures 2 and 3 show single-ended and differential AC-coupled input circuits. Each of the amplifier inputs is internally biased to a 2.35V reference through a  $20k\Omega$  resistor, eliminating external DC bias circuits. A series 0.1 $\mu$ F capacitor is required at each amplifier input for AC-coupled signals.

When operating with AC-coupled inputs, the input amplifiers' DC offset voltage is nulled to within ±1/2LSB by an on-chip offset-correction amplifier. An external

compensation capacitor is required to set the dominant pole of the offset-correction amplifier's frequency response (Figures 2 and 3). The compensation capacitor determines the low-frequency corner of the analog input response according to the following formula:

$$f_C = 1 / (0.1 \times C)$$

where C is the value of the compensation capacitor in  $\mu F,$  and fc is the corner frequency in Hz.




Figure 1. Commercial Satellite Receiver System

**ADCs** 

## Low-Power, 60Msps, Dual, 6-Bit ADC

Figures 4 and 5 show single-ended and differential DC-coupled input circuits for applications where a DC component of the input signal is present. The amplifiers' input common-mode voltage range extends from 1.75V to 2.75V. To prevent attenuation of the input signal's DC component when operating in this mode, disable the off-set-correction amplifier by grounding the \_OCC+ and \_OCC- pins for the I and Q blocks (Figures 4 and 5).

The I and Q ADC blocks receive the analog signals from the respective I and Q input amplifiers. The ADCs use flash conversion with 63 fully differential comparators to digitize the analog input signal into a 6-bit output in offset binary format.




Figure 2. Single-Ended AC-Coupled Input




Figure 4. Single-Ended DC-Coupled Input




Figure 3. Differential AC-Coupled Input




Figure 5. Differential DC-Coupled Input



The MAX1002 features a proprietary encoding scheme that ensures no more than 1LSB dynamic encoding error. Dynamic encoding errors resulting from metastable states may occur when the analog input voltage, at the time the sample is taken, falls close to the decision point for any one of the input comparators. The resulting output code for typical converters can be incorrect, including false full- or zero-scale outputs. The MAX1002's unique design reduces the magnitude of this type of error to 1LSB.

#### Internal Voltage Reference

An internal buffered bandgap reference is included on the MAX1002 to drive the ADC's reference ladders. The on-chip reference and buffer eliminate any external (high-impedance) connections to the reference ladder, minimizing the potential for noise coupling from external circuitry while ensuring that the voltage reference, input amplifier, and reference ladder track well with variations in temperature and power supplies.

#### **Oscillator Circuit**

The MAX1002 includes a differential oscillator, which is controlled by an external parallel resonant (tank) network (Figure 6). As an alternative, the oscillator may be overdriven with an external clock source (Figure 7).

#### Internal-Clock Operation (Tank)

If the tank circuit is used, the resonant inductor should have a sufficiently high Q and a self-resonant frequency (SRF) of at least twice the intended oscillator frequency. Coilcraft's 1008HS-221, with a 700MHz SRF and a Q of 45, works well for this application. Generate different clock-frequency ranges by adjusting varactor and tank elements.

An internal-clock-driver buffer is included to provide sharp clock edges to the internal flash comparators. The buffer ensures that the comparators are simultaneously clocked, maximizing the ADC's effective number of bits of performance.

#### External-Clock Operation

To accommodate designs that use an external clock, the MAX1002's internal oscillator can be overdriven by an external clock source (Figure 7). The external clock source should be a sinusoid to minimize clock-phase noise and jitter, which can degrade the ADC's effective bits performance. AC couple the clock source (recommended voltage level is approximately 1Vp-p) to the oscillator inputs (Figure 7).




Figure 6. Tank-Resonator Oscillator




Figure 7. External-Clock-Drive Circuit




Figure 8. MAX1002 Timing Diagram

#### **Output Data Format**

The conversion results are output on a dual 6-bit-wide data bus. Data is latched into the ADC output latch following a pipeline delay of one clock cycle (Figure 8). Output data is clocked out of the respective ADC's data-output pins (D\_0 through D\_5) on the rising edge of the clock output (DCLK), with a DCLK-to-data propagation delay (tpD) of 7.1ns. The MAX1002 outputs are TTL compatible.

#### **Transfer Function**

Figure 9 shows the MAX1002's nominal transfer function. Output coding is offset binary with 1LSB = FSR / 63.




Figure 9. Ideal Transfer Function

## \_Applications Information

#### Layout, Grounding, and Bypassing

The MAX1002 is designed with separate analog and digital power-supply and ground connections to isolate high-current digital noise spikes from the more sensitive analog circuitry. The high-current digital output ground (OGND) and analog ground (GND) should be at the same DC level, connected at only one location on the board. This provides best noise immunity and improved conversion accuracy. Use of separate ground planes is strongly recommended.

The entire board requires good DC bypassing for both analog and digital supplies. Place the bypass capacitors close to where the power is routed onto the board, i.e., close to the connector.  $10\mu\text{F}$  electrolytic capacitors with low ESR-ratings are recommended. For best effective bits performance, minimize capacitive loading at the digital outputs. Keep the digital output traces as short as possible.

The MAX1002 can operate with one +5V supply. For optimum performance, separate +5V  $\pm5\%$  supplies and bypassing are recommended. Bypass each of the  $V_{CC}$  supply pins to its respective GND with high-quality ceramic capacitors located as close to the package as possible (Table 2). Consult the evaluation kit for a suggested layout and bypassing scheme.

Table 2. Bypassing

SUPPLY FUNCTION	Vcc/ Vcco	BYPASS TO GND/OGND	CAPACITOR VALUE
Analog Inputs	6	7	0.01µF
Oscillator/Clock	8	11	0.01µF
Converter	13	12	0.01µF
Digital Q Output	26	27	47pF
Digital I Output	28	27	47pF
Buffer	36	19	0.01µF

## \_Dynamic Performance

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to all other ADC output signals. The output spectrum is limited to frequencies above DC and below one-half the ADC sample rate.

The theoretical minimum A/D noise is caused by quantization error, and results directly from the ADC's resolution: SNR = (6.02N + 1.76)dB, where N is the number of bits of resolution. Therefore, a perfect 6-bit ADC can do no better than 38dB.

The FFT Plot (see *Typical Operating Characteristics*) shows the result of sampling a pure 20MHz sinusoid at a 60MHz clock rate. This FFT plot of the output shows the output level in various spectral bands. The plot has been averaged to reduce the quantization noise floor and reveal the low-amplitude spurs. This emphasizes the excellent spurious-free dynamic range of the MAX1002.

The effective resolution (or ENOB) the ADC provides can be measured by transposing the equation that converts resolution to SNR: N = (SINAD - 1.76) / 6.02 (see *Typical Operating Characteristics*).


# MAX1002

# Low-Power, 60Msps, Dual, 6-Bit ADC

## \_\_Pin Configuration



TRANSISTOR COUNT: 6097



#### Package Information MILLIMETERS INCHES MIN MAX MIN MAX 0.104 2.65 0.094 A1 0.004 0.011 0.10 0.28 0.011 0.017 0.30 0.44 0.009 | 0.012 0.23 0.32 0.0315 0.80 0.292 0.298 7.42 7.57 0.398 0.416 10.10 10.57 Н 0.020 0.035 0.51 0.89 MILLIMETERS INCHES MIN MAX MIN MAX D 0.604 0.610 15.34 15.49 36 D 0.702 0.708 17.83 17.98 44 Α1 NOTES: 1. D&E DO NOT INCLUDE MOLD FLASH 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15mm (.006") 3. LEADS TO BE COPLANAR WITHIN .102mm (.004") PACKAGE DUTLINE, SSDP, 36/44L APPROVAL | DOCUMENT CONTROL NO. CONTROLLING DIMENSION: MILLIMETER

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

5. N = NUMBER OF PINS

21-0040

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analog to Digital Converters - ADC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP3202T-CI/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN
LTC1605IG LTC2238IUH LTC1418AIG LTC1605ACG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW
MCP3422A0-E/MS MCP3426A2-E/MC MCP3426A3-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW
NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1
ADS7955QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3422A0-E/MC AD9220AR MAX11212AEUB+
TLV1570CDW TLC3574IDWR TLC1542IDWR TLC0838CDWR AD7914BRUZ-REEL7 AD977ABRZ ADC12130CIWM/NOPB
MCP3426A1-EMC MCP3426A0-EMC AD7192BRUZ-REEL AD7193BRUZ-REEL