# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

## General Description

The MAX1060/MAX1064 low-power, 10-bit analog-todigital converters (ADCs) feature a successive-approximation ADC, automatic power-down, fast wake-up ( $2 \mu \mathrm{~s}$ ), an on-chip clock, +2.5 V internal reference, and a high-speed, byte-wide parallel interface. The devices operate with a single +5 V analog supply and feature a VLogic pin that allows them to interface directly with a +2.7 V to +5.5 V digital supply.
Power consumption is only 10 mW (VDD = VLOGIC) at a 400ksps max sampling rate. Two software-selectable power-down modes enable the MAX1060/MAX1064 to be shut down between conversions; accessing the parallel interface returns them to normal operation. Powering down between conversions can cut supply current to under $10 \mu \mathrm{~A}$ at reduced sampling rates.
Both devices offer software-configurable analog inputs for unipolar/bipolar and single-ended/pseudo-differential operation. In single-ended mode, the MAX1060 has eight input channels and the MAX1064 has four input channels (four and two input channels, respectively, when in pseudo-differential mode).
Excellent dynamic performance and low power, combined with ease of use and small package size, make these converters ideal for battery-powered and dataacquisition applications or for other circuits with demanding power consumption and space requirements.
The MAX1060 is available in a 28 -pin QSOP package, while the MAX1064 comes in a 24 -pin QSOP. For pincompatible +3 V , 10-bit versions, refer to the MAX1061/ MAX1063 data sheet.

## Applications

Industrial Control Systems
Energy Management
Data-Acquisition Systems

Data Logging
Patient Monitoring
Touch Screens

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | INL <br> (LSB) |
| :---: | ---: | :--- | :--- |
| MAX1060ACEI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 QSOP | $\pm 0.5$ |
| MAX1060BCEI | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 QSOP | $\pm 1$ |
| MAX1060AEEI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 QSOP | $\pm 0.5$ |
| MAX1060BEEI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 QSOP | $\pm 1$ |

Ordering Information continued at end of data sheet.

- 10-Bit Resolution, $\pm 0.5$ LSB Linearity
- +5V Single-Supply Operation
- User-Adjustable Logic Level (+2.7V to +5.5V)
- Internal +2.5V Reference
- Software-Configurable Analog Input Multiplexer 8-Channel Single Ended/
4-Channel Pseudo-Differential (MAX1060)
4-Channel Single Ended/
2-Channel Pseudo-Differential (MAX1064)
- Software-Configurable Unipolar/Bipolar Analog Inputs
- Low Current
2.5mA (400ksps)
1.0mA (100ksps)

400 A A (10ksps)
$2 \mu \mathrm{~A}$ (Shutdown)

- Internal 6MHz Full-Power Bandwidth Track/Hold
- Byte-Wide Parallel (8+2) Interface
- Small Footprint

28-Pin QSOP (MAX1060)
24-Pin QSOP (MAX1064)
Pin Configurations


Typical Operating Circuits appear at end of data sheet.

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

## ABSOLUTE MAXIMUM RATINGS

$V_{D D}$ to GND<br>VLOGIC to GND.<br>-0.3 V to +6 V -0.3 V to +6 V<br>CH0-CH7, COM to GND ............................-0.3V to (VDD +0.3 V )<br>REF, REFADJ to GND<br>$\qquad$ -0.3 V to $\left(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$<br>Digital Inputs to GND<br>-0.3 V to +6 V<br>Digital Outputs (D0-D9, $\overline{\text { INT }}$ )<br>to GND<br>-0.3 V to (VLOGIC +0.3 V )

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{D D}=V_{\text {LOGIC }}=+5 \mathrm{~V} \pm 10 \%, C O M=G N D\right.$, REFADJ $=V_{D D}, V_{\text {REF }}=+2.5 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ capacitor at REF pin, fCLK $=7.6 \mathrm{MHz}(50 \%$ duty cycle), $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 1) |  |  |  |  |  |  |
| Resolution | RES |  | 10 |  |  | Bits |
| Relative Accuracy (Note 2) | INL | MAX106_A |  |  | $\pm 0.5$ | LSB |
|  |  | MAX106_B |  |  | $\pm 1$ |  |
| Differential Nonlinearity | DNL | No missing codes over temperature |  |  | $\pm 1$ | LSB |
| Offset Error |  |  |  |  | $\pm 2$ | LSB |
| Gain Error |  | (Note 3) |  |  | $\pm 2$ | LSB |
| Gain Temperature Coefficient |  |  |  | $\pm 2.0$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Channel-to-Channel Offset Matching |  |  |  | $\pm 0.1$ |  | LSB |
| DYNAMIC SPECIFICATIONS (fins(sine wave) $=50 \mathrm{kHz}, \mathrm{V}^{\prime} \mathrm{N}=2.5 \mathrm{~V}$ P-P, 400ksps, external fCLK $=7.6 \mathrm{MHz}$, bipolar input mode) |  |  |  |  |  |  |
| Signal-to-Noise Plus Distortion | SINAD |  |  | 60 |  | dB |
| Total Harmonic Distortion (Including 5th-Order Harmonic) | THD |  |  | -72 |  | dB |
| Spurious-Free Dynamic Range | SFDR |  |  | 72 |  | dB |
| Intermodulation Distortion | IMD | $\mathrm{f}_{\mathrm{IN} 1}=49 \mathrm{kHz}, \mathrm{f} / \mathrm{N} 2=52 \mathrm{kHz}$ |  | 76 |  | dB |
| Channel-to-Channel Crosstalk |  | $\mathrm{f}_{\mathrm{IN}}=175 \mathrm{kHz}, \mathrm{V}_{\text {IN }}=2.5 \mathrm{VP}_{\text {P-P }}($ Note 4) |  | -78 |  | dB |
| Full-Linear Bandwidth |  | SINAD > 56dB |  | 350 |  | kHz |
| Full-Power Bandwidth |  | -3dB rolloff |  | 6 |  | MHz |
| CONVERSION RATE |  |  |  |  |  |  |
| Conversion Time (Note 5) | tconv | External clock mode | 2.1 |  |  | $\mu \mathrm{s}$ |
|  |  | External acquisition/internal clock mode | 2.5 | 3.0 | 3.5 |  |
|  |  | Internal acquisition/internal clock mode | 3.2 | 3.6 | 4 |  |
| T/H Acquisition Time | tACQ |  |  |  | 400 | ns |
| Aperture Delay |  | External acquisition or external clock mode |  | 25 |  | ns |
| Aperture Jitter |  | External acquisition or external clock mode |  | <50 |  | ps |
|  |  | Internal acquisition/internal clock mode |  | <200 |  |  |
| External Clock Frequency | fCLK |  | 0.1 |  | 7.6 | MHz |
| Duty Cycle |  |  | 30 |  | 70 | \% |

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=V_{\text {LOGIC }}=+5 \mathrm{~V} \pm 10 \%, C O M=G N D, R E F A D J=V_{D D}, V_{\text {REF }}=+2.5 \mathrm{~V}, 4.7 \mu \mathrm{~F}\right.$ capacitor at REF pin, fCLK $=7.6 \mathrm{MHz}(50 \%$ duty cycle), $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUTS |  |  |  |  |  |
| Analog Input Voltage Range, Single Ended and Differential (Note 6) | VIN | Unipolar, VCOM $=0$ | 0 | $V_{\text {REF }}$ | V |
|  |  | Bipolar, $\mathrm{V}_{\text {COM }}=\mathrm{V}_{\text {REF }} / 2$ | -VREF / 2 | $+\mathrm{V}_{\text {REF }} / 2$ |  |
| Multiplexer Leakage Current |  | On-/off-leakage current, VIN $=0$ or VDD | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | CIN |  | 12 |  | pF |
| INTERNAL REFERENCE |  |  |  |  |  |
| REF Output Voltage |  |  | 2.492 .5 | 2.51 | V |
| REF Short-Circuit Current |  |  | 15 |  | mA |
| REF Temperature Coefficient | TCREF | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 20$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| REFADJ Input Range |  | For small adjustments | $\pm 100$ |  | mV |
| REFADJ High Threshold |  | To power down the internal reference | VDD - 1.0 |  | V |
| Load Regulation |  | 0 to 0.5 mA output load (Note 7 ) | 0.2 |  | $\mathrm{mV} / \mathrm{mA}$ |
| Capacitive Bypass at REFADJ |  |  | 0.01 | 1 | $\mu \mathrm{F}$ |
| Capacitive Bypass at REF |  |  | 4.7 | 10 | $\mu \mathrm{F}$ |
| EXTERNAL REFERENCE AT REF |  |  |  |  |  |
| REF Input Voltage Range | VREF |  | 1.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}+ \\ & 50 \mathrm{mV} \end{aligned}$ | V |
| Shutdown REF Input Current | IREF | $\mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$, fSAMPLE $=400 \mathrm{ksps}$ | 200 | 300 | $\mu \mathrm{A}$ |
|  |  | Shutdown mode |  | 2 |  |
| DIGITAL INPUTS AND OUTPUTS |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ | VLOGIC $=4.5 \mathrm{~V}$ | 4.0 |  | V |
|  |  | VLOGIC $=2.7 \mathrm{~V}$ | 2.0 |  |  |
| Input Voltage Low | VIL | VLOGIC $=4.5 \mathrm{~V}$ or 2.7 V |  | 0.8 | V |
| Input Hysteresis | VHYS |  | 200 |  | mV |
| Input Leakage Current | IIN | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}_{\mathrm{DD}}$ | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | Cin |  | 15 |  | pF |
| Output Voltage Low | VOL | $\mathrm{ISINK}=1.6 \mathrm{~mA}$ |  | 0.4 | V |
| Output Voltage High | VOH | ISOURCE $=1 \mathrm{~mA}$ | VLOGIC - 0.5 |  | V |
| Tri-State Leakage Current | ILEAKAGE | $\overline{\mathrm{CS}}=\mathrm{V}_{\text {DD }}$ | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Tri-State Output Capacitance | Cout | $\overline{C S}=V_{D D}$ | 15 |  | pF |

## 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=V_{\text {LOGIC }}=+5 \mathrm{~V} \pm 10 \%, \mathrm{COM}=G N D\right.$, REFADJ $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ capacitor at REF pin, fCLK $=7.6 \mathrm{MHz}(50 \%$ duty cycle), $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |
| Analog Supply Voltage | VDD |  |  | 4.5 |  | 5.5 | V |
| Digital Supply Voltage | VLOGIC |  |  | 2.7 |  | $\begin{gathered} \text { VDD }+ \\ 0.3 \end{gathered}$ | V |
| Positive Supply Current | IDD | Operating mode, fSAMPLE $=400 \mathrm{ksps}$ | Internal reference |  | 2.9 | 3.4 | mA |
|  |  |  | External reference |  | 2.5 | 2.9 |  |
|  |  | Standby mode | Internal reference |  | 1.0 | 1.2 |  |
|  |  |  | External reference |  | 0.5 | 0.8 |  |
|  |  | Shutdown mode |  |  | 2 | 10 | $\mu \mathrm{A}$ |
| VLogic Current | ILOGIC | $C L=20 p F$ | fSAMPLE $=400 \mathrm{ksps}$ |  |  | 200 | $\mu \mathrm{A}$ |
|  |  |  | Nonconverting |  | 2 | 10 |  |
| Power-Supply Rejection | PSR | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$, full-scale input |  |  | $\pm 0.3$ | $\pm 0.9$ | mV |

## TIMING CHARACTERISTICS

$\left(V_{D D}=V_{L O G I C}=+5 \mathrm{~V} \pm 10 \%, C O M=G N D, R E F A D J=V_{D D}, V_{\text {REF }}=+2.5 \mathrm{~V}, 4.7 \mu \mathrm{~F}\right.$ capacitor at REF pin, fCLK $=7.6 \mathrm{MHz}(50 \%$ duty cycle), $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK Period | tcP |  | 132 |  |  | ns |
| CLK Pulse Width High | tch |  | 40 |  |  | ns |
| CLK Pulse Width Low | tCL |  | 40 |  |  | ns |
| Data Valid to $\overline{\text { WR }}$ Rise Time | tDS |  | 40 |  |  | ns |
| $\overline{\text { WR }}$ Rise to Data Valid Hold Time | tDH |  | 0 |  |  | ns |
| $\overline{\text { WR }}$ to CLK Fall Setup Time | tcws |  | 40 |  |  | ns |
| CLK Fall to $\overline{\text { WR }}$ Hold Time | tcw |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ to CLK or $\overline{\mathrm{WR}}$ Setup Time | tcsws |  | 60 |  |  | ns |
| CLK or $\overline{\mathrm{WR}}$ to $\overline{\mathrm{CS}}$ Hold Time | tcswh |  | 0 |  |  | ns |
| $\overline{\overline{C S}}$ Pulse Width | tcs |  | 100 |  |  | ns |
| $\overline{\text { WR Pulse Width }}$ | twR | (Note 8) | 60 |  |  | ns |

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

## TIMING CHARACTERISTICS (continued)

$\left(V_{D D}=V_{\text {LOGIC }}=+5 \mathrm{~V} \pm 10 \%, C O M=G N D\right.$, REFADJ $=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}, 4.7 \mu \mathrm{~F}$ capacitor at REF pin, fCLK $=7.6 \mathrm{MHz}(50 \%$ duty cycle), $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\overline{C S}}$ Rise to Output Disable | tTC | CLOAD $=20 \mathrm{pF}$, Figure 1 | 10 | 60 | ns |
| $\overline{\mathrm{RD}}$ Rise to Output Disable | tTR | CLOAD $=20 \mathrm{pF}$, Figure 1 | 10 | 40 | ns |
| $\overline{\mathrm{RD}}$ Fall to Output Data Valid | tDO | CLOAD $=20 \mathrm{pF}$, Figure 1 | 10 | 50 | ns |
| HBEN Rise to Output Data Valid | tDO1 | CLOAD $=20 \mathrm{pF}$, Figure 1 | 10 | 50 | ns |
| HBEN Fall to Output Data Valid | tDO1 | CLOAD $=20 \mathrm{pF}$, Figure 1 | 10 | 80 | ns |
| $\overline{\mathrm{RD}}$ Fall to $\overline{\mathrm{NT} T}$ High Delay | tinT1 | CLOAD $=20 \mathrm{pF}$, Figure 1 |  | 50 | ns |
| $\overline{\mathrm{CS}}$ Fall to Output Data Valid | tDO2 | CLOAD $=20 \mathrm{pF}$, Figure 1 |  | 100 | ns |

Note 1: Tested at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{COM}=\mathrm{GND}$, unipolar single-ended input mode.
Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed
Note 3: Offset nulled.
Note 4: On channel is grounded; sine wave applied to off channels.
Note 5: Conversion time is defined as the number of clock cycles times the clock period; clock has $50 \%$ duty cycle.
Note 6: Input voltage range referenced to negative input. The absolute range for the analog inputs is from GND to $V_{D D}$.
Note 7: External load should not change during conversion for specified accuracy.
Note 8: When bit 5 is set low for internal acquisition, WR must not return low until after the first falling clock edge of the conversion.


Figure 1. Load Circuits for Enable/Disable Times

## 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface

$\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}\right.$ LOGIC $=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.500 \mathrm{~V}, \mathrm{fCLK}=7.6 \mathrm{MHz}, C L=20 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$



SUPPLY CURRENT vs. TEMPERATURE


POWER-DOWN CURRENT vs. SUPPLY VOLTAGE


SUPPLY CURRENT vs. SAMPLE FREQUENCY


STANDBY CURRENT vs. SUPPLY VOLTAGE


POWER-DOWN CURRENT


## 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface

Typical Operating Characteristics (continued)
$\left(V_{D D}=V_{L O G I C}=+5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=+2.500 \mathrm{~V}, \mathrm{fCLK}=7.6 \mathrm{MHz}, C L=20 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


OFFSET ERROR


LOGIC SUPPLY CURRENT
vs. SUPPLY VOLTAGE


INTERNAL REFERENCE VOLTAGE
vs. TEMPERATURE


GAIN ERROR vs. SUPPLY VOLTAGE


LOGIC SUPPLY CURRENT
vs. TEMPERATURE


OFFSET ERROR
vs. SUPPLY VOLTAGE



FFT PLOT


## 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface

Pin Description

| PIN |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX1060 | MAX1064 |  |  |
| 1 | 1 | HBEN | High Byte Enable. Used to multiplex the 10-bit conversion result. <br> 1: 2 MSBs are multiplexed on the data bus. <br> 0: 8 LSBs are available on the data bus. |
| 2 | 2 | D7 | Tri-State Digital I/O Line (D7) |

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 



Figure 2. Simplified Functional Diagram of 8-/4-Channel MAX1060/MAX1064

## Detailed Description

## Converter Operation

The MAX1060/MAX1064 ADCs use a successiveapproximation (SAR) conversion technique and an input track-and-hold (T/H) stage to convert an analog input signal to a 10-bit digital output. Their parallel $(8+2)$ output format provides an easy interface to standard microprocessors ( $\mu \mathrm{Ps}$ ). Figure 2 shows the simplified internal architecture of the MAX1060/MAX1064.

## Single-Ended and Pseudo-Differential Operation

The sampling architecture of the ADC's analog comparator is illustrated in the equivalent input circuits in Figures 3 a and 3 b . In single-ended mode, $\mathrm{IN}+$ is internally switched to channels $\mathrm{CHO}-\mathrm{CH} 7$ for the MAX1060 (Figure 3a) and to CH0-CH3 for the MAX1064 (Figure 3 B ), while IN- is switched to COM (Table 3). In differential mode, $\operatorname{IN}+$ and $\operatorname{IN}$ - are selected from analog input pairs (Table 4).

In differential mode, IN - and $\mathrm{IN}+$ are internally switched to either of the analog inputs. This configuration is pseudodifferential in that only the signal at $\mathrm{IN}+$ is sampled. The return side (IN-) must remain stable within $\pm 0.5$ LSB ( $\pm 0.1$ LSB for best performance) with respect to GND during a conversion. To accomplish this, connect a $0.1 \mu \mathrm{~F}$ capacitor from IN- (the selected input) to GND.
During the acquisition interval, the channel selected as the positive input ( $\mathrm{IN}+$ ) charges capacitor Chold. At the end of the acquisition interval, the $\mathrm{T} / \mathrm{H}$ switch opens, retaining the charge on CHOLD as a sample of the signal at $\mathrm{IN}+$.
The conversion interval begins with the input multiplexer switching Chold from the positive input ( $1 \mathrm{~N}+$ ) to the negative input (IN-). This unbalances node zero at the comparator's positive input. The capacitive digital-toanalog converter (DAC) adjusts during the remainder of the conversion cycle to restore node zero to OV within the limits of 10 -bit resolution. This action is equivalent to transferring a $12 \mathrm{pF}\left[\left(\mathrm{V}_{\mathrm{I}} \mathrm{N}_{+}\right)-\left(\mathrm{V}_{\mathrm{I}-}\right)\right]$ charge from ChoLD to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal.

## 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface



Figure 3a. MAX1060 Simplified Input Structure

## Analog Input Protection

Internal protection diodes, which clamp the analog input to VDD and GND, allow each input channel to swing within (GND - 300mV) to (VDD +300 mV ) without damage. However, for accurate conversions near full scale, neither input should exceed (VDD +50 mV ) or be less than (GND - 50mV).
If an off-channel analog input voltage exceeds the supplies by more than 50 mV , limit the forward-bias input current to 4 mA .

## Track/Hold

The MAX1060/MAX1064 T/H stage enters its tracking mode on the rising edge of WR. In external acquisition mode, the part enters its hold mode on the next rising edge of WR. In internal acquisition mode, the part enters its hold mode on the fourth falling edge of the clock after writing the control byte. Note that, in internal clock mode, this is approximately $1 \mu \mathrm{~s}$ after writing the control byte.
In single-ended operation, IN - is connected to COM and the converter samples the positive (+) input. In pseudo-differential operation, IN - connects to the negative input (-) and the difference of $\left|\left(1 \mathrm{~N}^{+}\right)-(\mathrm{IN}-)\right|$ is sampled. At the beginning of the next conversion, the positive input connects back to $\mathrm{IN}+$ and Chold charges to the input signal.
The time required for the $\mathrm{T} / \mathrm{H}$ stage to acquire an input signal depends on how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time,


SINGLE-ENDED MODE: $\operatorname{IN}+=$ CHO-CH3, $\operatorname{IN}-=$ COM
PSEUDO-DIFFERENTIAL MODE: IN+ AND IN- SELECTED FROM PAIRS CHO/CH1 AND CH2/CH3

Figure 3b. MAX1064 Simplified Input Structure
$t_{A C Q}$, is the maximum time the device takes to acquire the signal and is also the minimum time required for the signal to be acquired. Calculate this with the following equation:

$$
t_{A C Q}=7(R S+R I N) C I N
$$

where Rs is the source impedance of the input signal, RIN ( $800 \Omega$ ) is the input resistance, and $\mathrm{CIN}_{\mathrm{IN}}(12 \mathrm{pF}$ ) is the input capacitance of the ADC. Source impedances below $3 k \Omega$ have no significant impact on the MAX1060/ MAX1064s' AC performance.
Higher source impedances can be used if a $0.01 \mu \mathrm{~F}$ capacitor is connected to the individual analog inputs. Along with the input impedance, this capacitor forms an RC filter, limiting the ADC's signal bandwidth.

## Input Bandwidth

The MAX1060/MAX1064 T/H stage offers a 350 kHz fulllinear and a 6 MHz full-power bandwidth. These features make it possible to digitize high-speed transients and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing high-frequency signals into the frequency band of interest, anti-alias filtering is recommended.

## Starting a Conversion

Initiate a conversion by writing a control byte that selects the multiplexer channel and configures the MAX1060/MAX1064 for either unipolar or bipolar operation. A write pulse ( $\overline{\mathrm{WR}}+\overline{\mathrm{CS}}$ ) can either start an acquisition interval or initiate a combined acquisition plus conversion. The sampling interval occurs at the end of

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

the acquisition interval. The ACQMOD (acquisition mode) bit in the input control byte (Table 1) offers two options for acquiring the signal: an internal and an external acquisition. The conversion period lasts for 13 clock cycles in either the internal or external clock or acquisition mode. Writing a new control byte during a conversion cycle aborts the conversion and starts a new acquisition interval.

Internal Acquisition Select internal acquisition by writing the control byte with the ACQMOD bit cleared (ACQMOD $=0$ ). This causes the write pulse to initiate an acquisition interval whose duration is internally timed. Conversion starts when this acquisition interval (three external clock cycles or approximately $1 \mu \mathrm{~s}$ in internal clock mode) ends (Figure 4). When the internal acquisition is combined with the internal clock, the aperture jitter can be as high as 200ps. Internal clock users wishing to achieve the 50ps jitter specification should always use external acquisition mode.

## External Acquisition

Use external acquisition mode for precise control of the sampling aperture and/or dependent control of acquisition and conversion times. The user controls acquisition and start-of-conversion with two separate write pulses. The first pulse, written with $\mathrm{ACQMOD}=1$, starts an
acquisition interval of indeterminate length. The second write pulse, written with ACQMOD $=0$ (all other bits in the control byte are unchanged), terminates acquisition and starts conversion on WR rising edge (Figure 5).
The address bits for the input multiplexer must have the same values on the first and second write pulses. Power-down mode bits (PDO, PD1) can assume new values on the second write pulse (see the Power-Down Modes section). Changing other bits in the control byte corrupts the conversion.

Reading a Conversion A standard interrupt signal, $\overline{\mathbb{N T}}$, is provided to allow the MAX1060/MAX1064 to flag the $\mu \mathrm{P}$ when the conversion has ended and a valid result is available. INT goes low when the conversion is complete and the output data is ready (Figures 4 and 5). INT returns high on the first read cycle or if a new control byte is written.

Selecting Clock Mode
The MAX1060/MAX1064 operate with an internal or external clock. Control bits D6 and D7 select either internal or external clock mode. The part retains the last-requested clock mode if a power-down mode is selected in the current input word. For both internal and external clock modes, internal or external acquisition can be used. At power-up, the MAX1060/MAX1064 enter the default external clock mode.

Table 1. Control Byte Functional Description


400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface


Figure 4. Conversion Timing Using Internal Acquisition Mode


Figure 5. Conversion Timing Using External Acquisition Mode

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

Internal Clock Mode
Select internal clock mode to release the $\mu \mathrm{P}$ from the burden of running the SAR conversion clock. To select this mode, bit D7 of the control byte must be set to 1 and bit D6 must be set to zero. The internal clock frequency is then selected, resulting in a $3.6 \mu \mathrm{~s}$ conversion time. When using the internal clock mode, connect the CLK pin either high or low to prevent the pin from floating.

External Clock Mode
To select the external clock mode, bits D6 and D7 of the control byte must be set to 1. Figure 6 shows the clock and $\overline{W R}$ timing relationship for internal (Figure 6a) and external (Figure 6b) acquisition modes with an external clock. Proper operation requires a 100 kHz to 7.6 MHz clock frequency with $30 \%$ to $70 \%$ duty cycle. Operating the MAX1060/MAX1064 with clock frequencies lower than 100 kHz is not recommended, because it causes a voltage droop across the hold capacitor in the T/H stage that results in degraded performance.


Figure 6a. External Clock and $\overline{W R}$ Timing (Internal Acquisition Mode)


Figure 6b. External Clock and $\overline{W R}$ Timing (External Acquisition Mode)

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

## Digital Interface

Input (control byte) and output data are multiplexed on a tri-state parallel interface. This parallel interface ( $/ / \mathrm{O}$ ) can easily be interfaced with standard $\mu$ Ps. Signals $\overline{\mathrm{CS}}, \overline{\mathrm{WR}}$, and $\overline{R D}$ control the write and read operations. $\overline{\mathrm{CS}}$ represents the chip-select signal, which enables a $\mu \mathrm{P}$ to address the MAX1060/MAX1064 as an I/O port. When high, $\overline{\mathrm{CS}}$ disables the CLK, $\overline{W R}$, and $\overline{\mathrm{RD}}$ inputs and forces the interface into a high-impedance (high-Z) state.

Input Format
The control byte is latched into the device on pins D7D0 during a write command. Table 2 shows the control byte format.

## Output Format

The output format for the MAX1060/MAX1064 is binary in unipolar mode and two's complement in bipolar mode. When reading the output data, $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ must be low. When HBEN $=0$, the lower 8 bits are read. With HBEN $=$ 1, the upper 2 bits are available and the output data bits D7-D2 are set either low in unipolar mode or to the value of the MSB in bipolar mode (Table 5).

## Table 2. Control Byte Format

| D7 (MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 (LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD1 | PD0 | ACQMOD | SGL/DIF | UNI/BIP | A2 | A1 | A0 |

Table 3. Channel Selection for Single-Ended Operation (SGL/DIF $=1$ )

| A2 | A1 | A0 | CH0 | CH1 | $\mathbf{C H 2}$ | $\mathbf{C H 3}$ | CH4 $^{*}$ | CH5 $^{*}$ | CH6 $^{*}$ | CH7 $^{*}$ | COM $^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | + |  |  |  |  |  |  |  | - |
| 0 | 0 | 1 |  | + |  |  |  |  |  |  | - |
| 0 | 1 | 0 |  |  | + |  |  |  |  |  | - |
| 0 | 1 | 1 |  |  |  | + |  |  |  |  | - |
| 1 | 0 | 0 |  |  |  |  | + |  |  |  | - |
| 1 | 0 | 1 |  |  |  |  |  | + |  |  | - |
| 1 | 1 | 0 |  |  |  |  |  |  | + |  | - |
| 1 | 1 | 1 |  |  |  |  |  |  |  | + | - |

*Channels CH4-CH7 apply to MAX1060 only.

Table 4. Channel Selection for Pseudo-Differential Operation (SGL/DIF $=0$ )

| A2 | A1 | A0 | CH0 | CH1 | $\mathbf{C H 2}$ | $\mathbf{C H 3}$ | CH4 $^{*}$ | CH5 $^{*}$ | CH6 $^{*}$ | CH7 $^{*}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | + | - |  |  |  |  |  |  |
| 0 | 0 | 1 | - | + |  |  |  |  |  |  |
| 0 | 1 | 0 |  |  | + | - |  |  |  |  |
| 0 | 1 | 1 |  |  | - | + |  |  |  |  |
| 1 | 0 | 0 |  |  |  |  | + | - |  |  |
| 1 | 0 | 1 |  |  |  |  | - | + |  |  |
| 1 | 1 | 0 |  |  |  |  |  |  | + | - |
| 1 | 1 | 1 |  |  |  |  |  |  | - | + |

[^0]
# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

## Table 5. Data-Bus Output (8+2 Parallel Interface)

| PIN | HBEN = 0 | HBEN $=\mathbf{1}$ |  |
| :---: | :---: | :---: | :---: |
| D0 | Bit 0 (LSB) | Bit 8 |  |
| D1 | Bit 1 | Bit 9 (MSB) |  |
|  |  | BIPOLAR <br> (UNI/BIP $=\mathbf{0 )}$ | UNIPOLAR <br> (UNI/BIP $=\mathbf{1 )}$ |
| D2 | Bit 2 | Bit 9 | 0 |
| D3 | Bit 3 | Bit 9 | 0 |
| D4 | Bit 4 | Bit 9 | 0 |
| D5 | Bit 5 | Bit 9 | 0 |
| D6 | Bit 6 | Bit 9 | 0 |
| D7 | Bit 7 | Bit 9 | 0 |

## Applications Information


#### Abstract

Power-On Reset When power is first applied, internal power-on reset circuitry activates the MAX1060/MAX1064 in external clock mode and sets INT high. After the power supplies stabilize, the internal reset time is $10 \mu \mathrm{~s}$, and no conversions should be attempted during this phase. When using the internal reference, $500 \mu \mathrm{~s}$ are required for $V_{\text {REF }}$ to stabilize.

\section*{Internal and External Reference}

The MAX1060/MAX1064 can be used with an internal or external reference voltage. An external reference can be connected directly to REF or REFADJ. An internal buffer is designed to provide +2.5 V at REF for both devices. The internally trimmed +1.22 V reference is buffered with a $+2.05 \mathrm{~V} / \mathrm{V}$ gain.


## Internal Reference

The full-scale range with the internal reference is +2.5 V with unipolar inputs and $\pm 1.25 \mathrm{~V}$ with bipolar inputs. The internal reference buffer allows for small adjustments ( $\pm 100 \mathrm{mV}$ ) in the reference voltage (Figure 7).
Note: The reference buffer must be compensated with an external capacitor ( $4.7 \mu \mathrm{~F} \mathrm{~min}$ ) connected between REF and GND to reduce reference noise and switching spikes from the ADC. To further minimize reference noise, connect a $0.01 \mu \mathrm{~F}$ capacitor between REFADJ and GND.

## External Reference

With the MAX1060/MAX1064, an external reference can be placed at either the input (REFADJ) or the output (REF) of the internal reference-buffer amplifier.


Figure 7. Reference Voltage Adjustment with External Potentiometer

Using the REFADJ input makes buffering the external reference unnecessary. The REFADJ input impedance is typically $17 \mathrm{k} \Omega$.
When applying an external reference to REF, disable the internal reference buffer by connecting REFADJ to VDD. The DC input resistance at REF is $25 \mathrm{k} \Omega$. Therefore, an external reference at REF must deliver up to $200 \mu \mathrm{~A}$ DC load current during a conversion and have an output impedance less than $10 \Omega$. If the reference has higher output impedance or is noisy, bypass it close to the REF pin with a $4.7 \mu \mathrm{~F}$ capacitor.

Power-Down Modes
To save power, place the converter in a low-current shutdown state between conversions. Select standby mode or shutdown mode using bits D6 and D7 of the control byte (Tables 1 and 2). In both software powerdown modes, the parallel interface remains active, but the ADC does not convert.

## Standby Mode

While in standby mode, the supply current is 1 mA (typ). The part powers up on the next rising edge on $\overline{W R}$ and is ready to perform conversions. This quick turn-on time allows the user to realize significantly reduced power consumption for conversion rates below 400ksps.

## Shutdown Mode

Shutdown mode turns off all chip functions that draw quiescent current, reducing the typical supply current to $2 \mu \mathrm{~A}$ immediately after the current conversion is completed. A rising edge on WR causes the MAX1060/ MAX1064 to exit shutdown mode and return to normal operation. To achieve full 10 -bit accuracy with a $4.7 \mu \mathrm{~F}$ reference bypass capacitor, $500 \mu \mathrm{~s}$ is required after power-up. Waiting $500 \mu \mathrm{~s}$ in standby mode, instead of in full-power mode, can reduce power consumption by a factor of 3 or more. When using an external reference,

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

only $50 \mu$ s are required after power-up. Enter standby mode by performing a dummy conversion with the control byte specifying standby mode.
Note: Bypass capacitors larger than $4.7 \mu \mathrm{~F}$ between REF and GND result in longer power-up delays.

## Transfer Function

Table 6 shows the full-scale voltage ranges for unipolar and bipolar modes.
Figure 8 depicts the nominal, unipolar input/output (I/O) transfer function, and Figure 9 shows the bipolar I/O transfer function. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with $1 \mathrm{LSB}=\mathrm{V}_{\mathrm{REF}} / 1024$.

## Maximum Sampling Rate/ Achieving 475ksps

When running at the maximum clock frequency of 7.6 MHz , the specified 400 ksps throughput is achieved by completing a conversion every 19 clock cycles: 1 write cycle, 3 acquisition cycles, 13 conversion cycles, and 2 read cycles. This assumes that the results of the last conversion are read before the next control byte is written. It is possible to achieve higher throughputs (Figure 10), up to 475 ksps , by first writing a control word to begin the acquisition cycle of the next conversion, then reading the results of the previous conversion from the bus. This technique allows a conversion to be completed every 16 clock cycles. Note that switching the data bus during acquisition or conversion can cause additional supply noise that can make it difficult to achieve true 10-bit performance.

## Layout, Grounding, and Bypassing

For best performance, use printed circuit boards. Wirewrap configurations are not recommended since the layout should ensure proper separation of analog and digital traces. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital PC board ground sections with only one star point (Figure 11) connecting the two ground systems (analog and digital). For lowest noise operation, ensure the ground return to the star ground's power supply is low impedance and as short as possible. Route digital signals far away from sensitive analog and reference inputs.


Figure 8. Unipolar Transfer Function


Figure 9. Bipolar Transfer Function

Table 6. Full Scale and Zero Scale for Unipolar and Bipolar Operation

| UNIPOLAR MODE |  | BIPOLAR MODE |  |
| :---: | :---: | :---: | :---: |
| Full scale | V REF + COM | Positive full scale | $V_{\text {REF }} / 2+$ COM |
| Zero scale | COM | Zero scale | COM |
| - | - | Negative full scale | $-V_{\text {REF }} / 2+$ COM |

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

High-frequency noise in the power supply (VDD) could influence the proper operation of the ADC's fast comparator. Bypass VDD to the star ground with a network of two parallel capacitors, $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$, located as close as possible to the MAX1060/MAX1064s' powersupply pin. Minimize capacitor lead length for best sup-ply-noise rejection, and add an attenuation resistor (5 $\Omega$ ) if the power supply is extremely noisy.

## Definitions

Integral Nonlinearity
Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The

MAX1060/MAX1064s' INL is measured using the endpoint method.

## Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB . A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.

Aperture Jitter
Aperture jitter (tAJ) is the sample-to-sample variation in the time between the samples.

Aperture Delay
Aperture delay (taD) is the time between the rising edge of the sampling clock and the instant when an actual sample is taken.


Figure 10. Timing Diagram for Fastest Conversion

## 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface



Figure 11. Power-Supply and Grounding Connections

## Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the fullscale analog input (RMS value) to the RMS quantization error (residual error). The ideal theoretical minimum ana-log-to-digital noise is caused by quantization error only and results directly from the ADC's resolution ( N bits):

$$
\text { SNR }=(6.02 \times N+1.76) \mathrm{dB}
$$

In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset

## Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals.

$$
\text { SINAD }(\mathrm{dB})=20 \times \log (\text { SignalRMS / Noiserms })
$$

Effective Number of Bits
Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC error consists of quantization noise only. With an input range equal to the ADC's full-scale range, calculate the ENOB as follows:

$$
\text { ENOB }=(\text { SINAD }-1.76) / 6.02
$$

Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the RMS sum of the input signal's first five harmonics to the fundamental itself. This is expressed as:

$$
\mathrm{THD}=20 \times \log \left(\sqrt{\left(V_{2}{ }^{2}+V_{3}{ }^{2}+V_{4}{ }^{2}+V_{5}{ }^{2}\right)} / V_{1}\right)
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $V_{5}$ are the amplitudes of the 2nd-through 5th-order harmonics.

## Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest distortion component.

# 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface 

Typical Operating Circuits


## Pin Configurations (continued)



Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE | INL <br> (LSB) |
| :---: | ---: | :--- | :--- |
| MAX1064ACEG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 QSOP | $\pm 0.5$ |
| MAX1064BCEG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 QSOP | $\pm 1$ |
| MAX1064AEEG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 QSOP | $\pm 0.5$ |
| MAX1064BEEG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 QSOP | $\pm 1$ |

Chip Information
TRANSISTOR COUNT: 5781

## 400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog to Digital Converters - ADC category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP3202T-CI/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN
LTC1605IG LTC2238IUH LTC1418AIG LTC1605ACG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW
MCP3422A0-E/MS MCP3426A2-E/MC MCP3426A3-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW
NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1
ADS7955QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3422A0-E/MC AD9220AR MAX11212AEUB+
TLV1570CDW TLC3574IDWR TLC1542IDWR TLC0838CDWR AD7914BRUZ-REEL7 AD977ABRZ ADC12130CIWM/NOPB
MCP3426A1-EMC MCP3426A0-EMC AD7192BRUZ-REEL AD7193BRUZ-REEL


[^0]:    *Channels CH4-CH7 apply to MAX1060 only.

