# 14-Bit, +5V, 200ksps ADC with 10uA Shutdown 

## General Description

Features
The MAX11101 low-power, 14-bit analog-to-digital converter (ADC) features a successive approximation ADC, automatic power-down, fast $1.1 \mu \mathrm{~s}$ wake-up, and a highspeed SPI/QSPITM/MICROWIRE®-compatible interface. The MAX11101 operates with a single +5 V analog supply and features a separate digital supply, allowing direct interfacing with 2.7 V to 5.25 V digital logic.
At the maximum sampling rate of 200ksps, the MAX11101 typically consumes 2.45 mA . Power consumption is typically $12.25 \mathrm{~mW}\left(\mathrm{~V}_{\text {AVDD }}=\mathrm{V}_{\mathrm{DVDD}}=5 \mathrm{~V}\right)$ at a 200ksps (max) sampling rate. AutoShutdown ${ }^{\text {TM }}$ reduces supply current to $140 \mu \mathrm{~A}$ at 10 ksps and to less than $10 \mu \mathrm{~A}$ at reduced sampling rates.
Excellent dynamic performance and low power, combined with ease of use and small package size (10-pin $\mu M A X{ }^{\circledR}$ and 12 -bump WLP), make the MAX11101 ideal for battery-powered and data-acquisition applications or for other circuits with demanding power consumption and space requirements.

Applications
Motor Control
Industrial Process Control
Industrial I/O Modules
Data-Acquisition Systems
Thermocouple Measurements
Accelerometer Measurements
Portable- and Battery-Powered Equipment

## Ordering Information appears at end of data sheet.

\author{

- 14-Bit Resolution, 1 LSB DNL <br> - +5V Single-Supply Operation <br> - Adjustable Logic Level (2.7V to 5.25V) <br> - Input Voltage Range: 0 to $\mathrm{V}_{\text {REF }}$ <br> - Internal Track-and-HoId, 4MHz Input Bandwidth <br> - SPI/QSPI/MICROWIRE-Compatible Serial Interface <br> - Small 10-Pin $\mu$ MAX and WLP Packages <br> - Low Power <br> 2.45mA at 200ksps <br> $140 \mu \mathrm{~A}$ at 10ksps <br> $0.1 \mu \mathrm{~A}$ in Power-Down Mode
}

Functional Diagram


QSPI is a trademark of Motorola, Inc.
MICROWIRE is a registered trademark of National Semiconductor Corp.
AutoShutdown is a trademark and $\mu M A X$ is a registered trademark of Maxim Integrated Products, Inc.

For related parts and recommended products to use with this part, refer to: www.maxim-ic.com/MAX11101.related

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown

## ABSOLUTE MAXIMUM RATINGS

| AVDD to AGND | 3 V to +6 V |
| :---: | :---: |
| DVDD to DGND. | -0.3V to +6V |
| DGND to AGND | -0.3 V to +0.3 V |
| AIN, REF to AGND | -0.3V to ( $\mathrm{V}_{\text {AVDD }}+0.3 \mathrm{~V}$ ) |
| SCLK, $\overline{\mathrm{CS}}$ to DGND. | .............-0.3V to +6V |
| DOUT to DGND | -0.3V to (VDVDD +0.3 V ) |
| Maximum Current | $\pm 50 \mathrm{~mA}$ |



Note 1: All WLP devices are $100 \%$ production tested at $T_{A}=+25^{\circ} \mathrm{C}$. Specifications over temperature limits are guaranteed by design and characterization..

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\mathrm{DVDD}}=4.75 \mathrm{~V}\right.$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=4.8 \mathrm{MHz}$ ( $50 \%$ duty cycle), 24 clocks/conversion (200ksps), $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY (Note 2) |  |  |  |  |  |  |
| Resolution |  |  | 14 |  |  | Bits |
| Relative Accuracy | INL | (Note 3) | -1 |  | +1 | LSB |
| Differential Nonlinearity | DNL | No missing codes over temperature | -1 | $\pm 0.5$ | +1 | LSB |
| Transition Noise |  | RMS noise |  | $\pm 0.32$ |  | $L^{\text {LSB }}$ RMS |
| Offset Error |  |  |  | 0.2 | 1 | mV |
| Gain Error (Note 4) |  |  |  | $\pm 0.002$ | $\pm 0.01$ | \%FSR |
| Offset Drift |  |  |  | 0.4 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| Gain Drift (Note 4) |  |  |  | 0.2 |  | ppm $/{ }^{\circ} \mathrm{C}$ |

DYNAMIC SPECIFICATIONS ( 1 kHz sine wave, $4.096 \mathrm{~V}_{\text {P-P }}$ ) (Note 2)

| Signal-to-Noise Plus Distortion | SINAD |  | 81 | 84 |  | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-Noise Ratio | SNR |  | 82 | 84 |  | dB |
| Total Harmonic Distortion | THD |  |  | -99 | -86 | dB |
| Spurious-Free Dynamic Range | SFDR |  | 87 | 101 |  | dB |
| Full-Power Bandwidth |  | -3dB point |  | 4 |  | MHz |
| Full-Linear Bandwidth |  | SINAD > 81dB |  | 20 |  | kHz |
| CONVERSION RATE |  |  |  |  |  |  |
| Conversion Time | tCONV | (Note 5) | 5 |  | 240 | $\mu \mathrm{s}$ |
| Serial Clock Frequency | $\mathrm{f}_{\text {SCLK }}$ |  | 0.1 |  | 4.8 | MHz |
| Aperture Delay |  |  |  | 15 |  | ns |
| Aperture Jitter |  |  |  | < 50 |  | ps |
| Sample Rate | $\mathrm{f}_{5}$ | fSCLK/24 |  |  | 200 | ksps |
| Track/Hold Acquisition Time | $t_{\text {ACQ }}$ |  | 1.1 |  |  | $\mu \mathrm{s}$ |

## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\mathrm{DVDD}}=4.75 \mathrm{~V}\right.$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=4.8 \mathrm{MHz}\left(50 \%\right.$ duty cycle), 24 clocks/conversion (200ksps), $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT (AIN) |  |  |  |  |  |  |
| Input Range | $\mathrm{V}_{\text {AIN }}$ |  | 0 |  | $\mathrm{V}_{\text {REF }}$ | V |
| Input Leakage Current |  | SCLK idle |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| EXTERNAL REFERENCE |  |  |  |  |  |  |
| Input Voltage Range | $V_{\text {REF }}$ |  | 3.8 |  | $\mathrm{V}_{\text {AVDD }}$ | V |
| Input Current | $l_{\text {REF }}$ | $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}, \mathrm{fSCLK}=4.8 \mathrm{MHz}$ |  | 60 | 150 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$, SCLK idle |  | 0.01 | 10 |  |
|  |  | $\overline{\mathrm{CS}}=\mathrm{DVDD}, \mathrm{SCLK}$ idle |  | 0.01 |  |  |
| DIGITAL INPUTS (SCLK, $\overline{\mathbf{C S}})$ |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V | $0.7 \times$ <br> VDVDD |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{DVDD}}=2.7 \mathrm{~V}$ to 5.25 V |  |  | $\begin{gathered} 0.3 x \\ V_{\text {DVDD }} \end{gathered}$ | V |
| Input Leakage Current | IIN | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\text {DVDD }}$ |  | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Hysteresis | $\mathrm{V}_{\text {HYST }}$ |  |  | 0.2 |  | V |
| Input Capacitance | $\mathrm{ClN}_{\text {N }}$ |  |  | 15 |  | pF |
| DIGITAL OUTPUT (DOUT) |  |  |  |  |  |  |
| Output High Voltage | VOH | $I_{\text {SOURCE }}=0.5 \mathrm{~mA}, \mathrm{~V}_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V | $\begin{gathered} \text { VDVDD } \\ -0.25 \end{gathered}$ |  |  | V |
| Output Low Voltage | V OL | $\mathrm{I}_{\text {SINK }}=2 \mathrm{~mA}, \mathrm{~V}_{\text {DVDD }}=2.7 \mathrm{~V}$ to 5.25 V |  |  | 0.4 | V |
| Three-State Output Leakage Current | IL | $\overline{\mathrm{CS}}=\mathrm{DVDD}$ |  | $\pm 0.1$ | $\pm 10$ | $\mu \mathrm{A}$ |
| Three-State Output Capacitance | COUT | $\overline{\mathrm{CS}}=\mathrm{DVDD}$ |  | 15 |  | pF |
| POWER SUPPLIES |  |  |  |  |  |  |
| Analog Supply | $\mathrm{V}_{\text {AVDD }}$ |  | 4.75 |  | 5.25 | V |
| Digital Supply | $V_{\text {DVDD }}$ |  | 2.7 |  | 5.25 | V |
| Analog Supply Current | $\mathrm{I}_{\text {AVDD }}$ | $\overline{\mathrm{CS}}=$ DGND, 200ksps |  | 1.85 | 2.5 | mA |
| Digital Supply Current | IDVDD | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{DGND}, \\ & \text { DOUT = all zeros, 200ksps } \end{aligned}$ |  | 0.6 | 1.0 | mA |
| Shutdown Supply Current | $\begin{gathered} \text { I }_{\text {AVDD }}+ \\ \text { I }_{\text {DVDD }} \\ \hline \end{gathered}$ | $\overline{\mathrm{CS}}=\mathrm{DVDD}, \mathrm{SCLK}=\mathrm{idle}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\mathrm{DVDD}}=4.75 \mathrm{~V}$ to 5.25 V , fullscale input (Note 6) |  | 68 |  | dB |

## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown

## TIMING CHARACTERISTICS

$\left(\mathbf{V}_{\text {AVDD }}=\mathbf{V}_{\text {DVDD }}=4.75 \mathrm{~V}\right.$ to 5.25 V, f $_{\text {SCLK }}=4.8 \mathrm{MHz}(50 \%$ duty cycle $), 24$ clocks/conversion $(200 \mathrm{ksps}), \mathrm{V}_{\mathrm{REF}}=4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $T_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (See Figure 1, Figure 2, Figure 3, and Figure 6.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Acquisition Time | $t_{\text {ACQ }}$ |  | 1.1 |  | $\mu \mathrm{s}$ |
| SCLK to DOUT Valid | $\mathrm{t}_{\mathrm{DO}}$ | $\mathrm{C}_{\text {DOUT }}=50 \mathrm{pF}$ |  | 50 | ns |
| $\overline{\overline{C S}}$ Fall to DOUT Enable | $t_{\text {DV }}$ | $\mathrm{C}_{\text {DOUT }}=50 \mathrm{pF}$ |  | 80 | ns |
| $\overline{\overline{C S}}$ Rise to DOUT Disable | $t_{\text {TR }}$ | $\mathrm{C}_{\text {DOUT }}=50 \mathrm{pF}$ |  | 80 | ns |
| $\overline{\text { CS }}$ Pulse Width | tcsw |  | 50 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup | ${ }^{\text {t CSS }}$ |  | 100 |  | ns |
| $\overline{\overline{C S}}$ Rise to SCLK Rise Hold | ${ }^{\text {t }}$ CSH |  |  | 0 | ns |
| SCLK High Pulse Width | ${ }^{\text {t }} \mathrm{CH}$ |  | 65 |  | ns |
| SCLK Low Pulse Width | ${ }^{\text {t CL }}$ |  | 65 |  | ns |
| SCLK Period | ${ }_{\text {t }}$ P |  | 208 |  | ns |

## TIMING CHARACTERISTICS

$\left(\mathbf{V}_{\text {AVDD }}=4.75 \mathrm{~V}\right.$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DVDD}}=2.7 \mathrm{~V}$ to 5.25 V , $\mathrm{f}_{\mathrm{SCLK}}=4.8 \mathrm{MHz}$ ( $50 \%$ duty cycle), 24 clocks $/$ conversion (200ksps), $\mathrm{V}_{\text {REF }}=+4.096 \mathrm{~V}$, $T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. Typical values are at $T_{A}=+25^{\circ} \mathrm{C}$.) (See Figure 1, Figure 2, Figure 3, and Figure 6.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Acquisition Time | $\mathrm{t}_{\text {ACQ }}$ |  | 1.1 |  | $\mu \mathrm{s}$ |
| SCLK to DOUT Valid | $\mathrm{t}_{\mathrm{DO}}$ | $\mathrm{C}_{\text {DOUT }}=50 \mathrm{pF}$ |  | 100 | ns |
| $\overline{\mathrm{CS}}$ Fall to DOUT Enable | $t_{\text {DV }}$ | $\mathrm{C}_{\text {DOUT }}=50 \mathrm{pF}$ |  | 100 | ns |
| $\overline{\mathrm{CS}}$ Rise to DOUT Disable | ${ }_{\text {t }}$ R | $\mathrm{C}_{\text {DOUT }}=50 \mathrm{pF}$ |  | 80 | ns |
| $\overline{\mathrm{CS}}$ Pulse Width | tesw |  | 50 |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Setup | ${ }^{\text {t }}$ CSS |  | 100 |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Rise Hold | ${ }_{\text {t CSH }}$ |  |  | 0 | ns |
| SCLK High Pulse Width | ${ }^{\text {t }}$ CH |  | 65 |  | ns |
| SCLK Low Pulse Width | ${ }^{\text {t CL }}$ |  | 65 |  | ns |
| SCLK Period | ${ }^{\text {t }}$ CP |  | 208 |  | ns |

Note 2: $\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\text {DVDD }}=+5 \mathrm{~V}$.
Note 3: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range has been calibrated.
Note 4: Offset and reference errors nulled.
Note 5: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50\% duty cycle.
Note 6: Defined as the change in positive full scale caused by a $\pm 5 \%$ variation in the nominal supply voltage.

## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown

Typical Operating Characteristics
$\left(\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\text {DVDD }}=5 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=4.8 \mathrm{MHz}, \mathrm{C}_{\text {LOAD }}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.$)$


## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{AVDD}}=\mathrm{V}_{\mathrm{DVDD}}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{SCLK}}=4.8 \mathrm{MHz}, \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.$)$


## 14-Bit, +5V, 200ksps ADC with 10uA Shutdown

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{AVDD}}=\mathrm{V}_{\mathrm{DVDD}}=5 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=4.8 \mathrm{MHz}, \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{REF}}=+4.096 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.$)$



$\qquad$

## 14-Bit, +5V, 200ksps ADC with 10pA Shutdown

Pin Configurations


Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| WLP | $\mu \mathrm{MAX}$ |  |  |
| A1, B2 | 6 | REF | External Reference Voltage Input. Sets the analog voltage range. Bypass to AGND with a $4.7 \mu \mathrm{~F}$ capacitor. |
| A2 | 7 | AVDD | Analog +5 V Supply Voltage. Bypass to AGND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| $\begin{gathered} \mathrm{A} 3, \mathrm{~B} 1, \\ \mathrm{C} 2 \end{gathered}$ | 4, 8 | AGND | Analog Ground |
| A4 | 10 | SCLK | Serial Clock Input. SCLK drives the conversion process and clocks out data at data rates up to 4.8 MHz . |
| B3 | 2 | DGND | Digital Ground |
| B4 | 9 | $\overline{\mathrm{CS}}$ | Active Low Chip Select Input. Forcing $\overline{\mathrm{CS}}$ high places the MAX11101 in shutdown with a typical current of $0.1 \mu \mathrm{~A}$. A high-to-low transition on $\overline{\mathrm{CS}}$ activates normal operating mode and initiates a conversion. |
| C1 | 5 | AIN | Analog Input |
| C3 | 3 | DVDD | Digital Supply Voltage. Bypass to DGND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| C4 | 1 | DOUT | Serial Data Output. Data changes state on SCLK's falling edge. DOUT is high impedance when $\overline{\mathrm{CS}}$ is high. |

# 14-Bit, +5V, 200ksps ADC with 10رA Shutdown 



Figure 1. Load Circuits for DOUT Enable Time and SCLK to DOUT Delay Time


Figure 2. Load Circuits for DOUT Disable Time

## Detailed Description

The MAX11101 includes an input track-and-hold (T/H) and successive-approximation register (SAR) circuitry to convert an analog input signal to a digital 14-bit output. Figure 4 shows the MAX11101 in its simplest configuration. The serial interface requires only three digital lines (SCLK, $\overline{\mathrm{CS}}$, and DOUT) and provides an easy interface to microprocessors ( $\mu \mathrm{Ps}$ ).
The MAX11101 has two power modes: normal and shutdown. Driving $\overline{\mathrm{CS}}$ high places the MAX11101 in shutdown, reducing the supply current to $0.1 \mu \mathrm{~A}$ (typ), while pulling $\overline{\mathrm{CS}}$ low places the MAX11101 in normal operating mode. Falling edges on $\overline{\mathrm{CS}}$ initiate conversions that are driven by SCLK. The conversion result is available at DOUT in unipolar serial format. The serial data stream consists of eight zeros followed by the data bits (MSB first). Figure 3 shows the interface-timing diagram.

## Analog Input

Figure 5 illustrates the input sampling architecture of the $\overline{\text { ADC. The voltage applied at REF sets the full-scale input }}$ voltage.

Track-and-Hold (T/H)
In track mode, the analog signal is acquired on the internal hold capacitor. In hold mode, the T/H switches open and the capacitive DAC samples the analog input.


Figure 3. Detailed Serial Interface Timing

## MAX11101

## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown



Figure 4. Typical Operating Circuit


Figure 5. Equivalent Input Circuit
During the acquisition, the analog input (AIN) charges capacitor CDAC. The acquisition interval ends on the falling edge of the sixth clock cycle (Figure 6). At this instant, the T/H switches open. The retained charge on CDAC represents a sample of the input.
In hold mode, the capacitive digital-to-analog converter (DAC) adjusts during the remainder of the conversion cycle to restore node ZERO to zero within the limits of 14-bit resolution. At the end of the conversion, force $\overline{\mathrm{CS}}$ high and then low to reset the input side of the CDAC switches back to AIN, and charge CDAC to the input signal again.
The time required for the $T / H$ to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time ( $\mathrm{t} A C Q$ ) $^{\text {a }}$ the maximum time the device takes to acquire the signal. Use the following formula to calculate acquisition time:

$$
t_{A C Q}=11\left(R_{S}+R_{I N}\right) \times 35 p F
$$

where $R_{I N}=800 \Omega$, $R_{S}=$ the input signal's source impedance, and $t_{A C Q}$ is never less than $1.1 \mu \mathrm{~s}$. A source impedance less than $1 \mathrm{k} \Omega$ does not significantly affect the ADC's performance.
To improve the input signal bandwidth under AC conditions, drive AIN with a wideband buffer (> 4 MHz ) that can drive the ADC's input capacitance and settle quickly.

## Input Bandwidth

The ADC's input tracking circuitry has a 4 MHz smallsignal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing of unwanted high-frequency signals into the frequency band of interest, use anti-alias filtering.

## Analog Input Protection

Internal protection diodes, which clamp the analog input to AVDD and/or AGND, allow the input to swing from $V_{\text {AGND }}$ 0.3 V to $\mathrm{V}_{\mathrm{AVDD}}+0.3 \mathrm{~V}$, without damaging the device.

If the analog input exceeds 300 mV beyond the supplies, limit the input current to 10 mA .

## Digital Interface

## Initialization After Power-Up

 and Starting a ConversionThe digital interface consists of two inputs, SCLK and $\overline{\mathrm{CS}}$, and one output, DOUT. A logic-high on $\overline{\mathrm{CS}}$ places the MAX11101 in shutdown (autoshutdown) and places DOUT in a high-impedance state. A logic-low on $\overline{\mathrm{CS}}$ places the MAX11101 in the fully powered mode.
To start a conversion, pull $\overline{\mathrm{CS}}$ low. A falling edge on $\overline{\mathrm{CS}}$ initiates an acquisition. SCLK drives the A/D conversion and shifts out the conversion results (MSB first) at DOUT.

Timing and Control
Conversion-start and data-read operations are controlled by the $\overline{\mathrm{CS}}$ and SCLK digital inputs (Figure 6 and Figure 7). Ensure that the duty cycle on SCLK is between $40 \%$ and $60 \%$ at 4.8 MHz (the maximum clock frequency). For lower clock frequencies, ensure that the minimum high and low times are at least 65ns. Conversions with SCLK rates less than 100 kHz may result in reduced accuracy due to leakage.
Note: Coupling between SCLK and the analog inputs (AIN and REF) may result in an offset. Variations in frequency, duty cycle, or other aspects of the clock signal's shape result in changing offset.

## 14-Bit, +5V, 200ksps ADC with 10pA Shutdown



Figure 6. External Timing Diagram


Figure 7. Shutdown Sequence

A $\overline{C S}$ falling edge initiates an acquisition sequence. The analog input is stored in the capacitive DAC, DOUT changes from high impedance to logic-low, and the ADC begins to convert after the sixth clock cycle. SCLK drives the conversion process and shifts out the conversion result on DOUT.
SCLK begins shifting out the data (MSB first) after the falling edge of the 8th SCLK pulse. Twenty-four falling clock edges are needed to shift out the eight leading zeros, 14 data bits, and 2 sub-bits (S1 and S0). Extra clock pulses occurring after the conversion result has been clocked
out, and prior to the rising edge of $\overline{\mathrm{CS}}$, produce trailing zeros at DOUT and have no effect on the converter operation.
Force $\overline{\mathrm{CS}}$ high after reading the conversion's LSB to reset the internal registers and place the MAX11101 in shutdown. For maximum throughput, force $\overline{\mathrm{CS}}$ low again to initiate the next conversion immediately after the specified minimum time ( t CSW).
Note: Forcing $\overline{\mathrm{CS}}$ high in the middle of a conversion immediately aborts the conversion and places the MAX11101 in shutdown.

# MAX11101 

## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown

## Output Coding and Transfer Function

The data output from the MAX11101 is binary and Figure 8 depicts the nominal transfer function. Code transitions occur halfway between successive-integer LSB values $\left(\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}\right.$ and $1 \mathrm{LSB}=250 \mu \mathrm{~V}$ or $\left.4.096 \mathrm{~V} / 16384\right)$.

## Applications Information

## External Reference

The MAX11101 requires an external reference with a voltage range between 3.8 V and AVDD . Connect the external reference directly to REF. Bypass REF to AGND with a $4.7 \mu \mathrm{~F}$ capacitor. When not using a low-ESR bypass capacitor, use a $0.1 \mu \mathrm{~F}$ ceramic capacitor in parallel with the $4.7 \mu \mathrm{~F}$ capacitor. Noise on the reference degrades conversion accuracy.
The input impedance at REF is $40 \Omega$ for DC currents. During a conversion, the external reference at REF must deliver $100 \mu \mathrm{~A}$ of DC load current and have an output impedance of $10 \Omega$ or less.
For optimal performance, buffer the reference through an op amp and bypass the REF input. Consider the MAX11101's equivalent input noise $\left(80 \mu V_{R M S}\right)$ when choosing a reference.


Figure 8. Unipolar Transfer Function, Full Scale (FS) $=V_{R E F}$, Zero Scale $(Z S)=$ GND

## Input Buffer

Most applications require an input buffer amplifier to achieve 14-bit accuracy. If the input signal is multiplexed, switch the input channel immediately after acquisition, rather than near the end of or after a conversion (Figure 9). This allows the maximum time for the input buffer amplifier to respond to a large step change in the input signal. The input amplifier must have a slew rate of at least $2 \mathrm{~V} / \mu$ s to complete the required output voltage change before the beginning of the acquisition time.
At the beginning of the acquisition, the internal sampling capacitor array connects to AIN (the amplifier output), causing some output disturbance. Ensure that the sampled voltage has settled before the end of the acquisition time.

Digital Noise
Digital noise can couple to AIN and REF. The conversion clock (SCLK) and other digital signals active during input acquisition contribute noise to the conversion result. Noise signals synchronous with the sampling interval result in an effective input offset. Asynchronous signals produce random noise on the input, whose high-frequency components may be aliased into the frequency band of interest. Minimize noise by presenting a low impedance (at the frequencies contained in the noise signal) at the inputs. This requires bypassing AIN to AGND, or buffering the input with an amplifier that has a small-signal bandwidth of several MHz , or preferably both. AIN has about 4 MHz of bandwidth.

## Distortion

Avoid degrading dynamic performance by choosing an amplifier with distortion much less than the MAX11101's total harmonic distortion (THD $=-99 \mathrm{~dB}$ at 1 kHz ) at frequencies of interest. If the chosen amplifier has insufficient common-mode rejection, which results in degraded THD performance, use the inverting configuration (positive input grounded) to eliminate errors from this source. Low temperature-coefficient, gain-setting resistors reduce linearity errors caused by resistance changes due to self-heating. To reduce linearity errors due to finite amplifier gain, use amplifier circuits with sufficient loop gain at the frequencies of interest.

DC Accuracy
To improve DC accuracy, choose a buffer with an offset much less than the MAX11101's offset (1mV (max) for +5 V supply), or whose offset can be trimmed while maintaining stability over the required temperature range.

## 14-Bit, +5V, 200ksps ADC with 10pA Shutdown



Figure 9. Change Multiplexer Input Near Beginning of Conversion to Allow Time for Slewing and Settling

## Serial Interfaces

 The MAX11101's interface is fully compatible with SPI, QSPI, and MICROWIRE standard serial interfaces.If a serial interface is available, establish the CPU's serial interface as master, so that the CPU generates the serial clock for the MAX11101. Select a clock frequency between 100 kHz and 4.8 MHz :

1) Use a general-purpose I/O line on the CPU to pull $\overline{\mathrm{CS}}$ low.
2) Activate SCLK for a minimum of 24 clock cycles. The serial data stream of eight leading zeros followed by the MSB of the conversion result begins at the falling edge of $\overline{\mathrm{CS}}$. DOUT transitions on SCLK's falling edge and the output is available in MSB-first format.

Observe the SCLK to DOUT valid timing characteristic. Clock data into the $\mu \mathrm{P}$ on SCLK's rising edge.
3) Pull $\overline{\mathrm{CS}}$ high at or after the 24th falling clock edge. If $\overline{\mathrm{CS}}$ remains low, trailing zeros are clocked out after the 2 sub-bits, S 1 and SO .
4) With $\overline{\mathrm{CS}}$ high, wait at least 50 ns ( t CSW ) before starting a new conversion by pulling $\overline{\mathrm{CS}}$ low. A conversion can be aborted by pulling $\overline{\mathrm{CS}}$ high before the conversion ends. Wait at least 50 ns before starting a new conversion.
Data can be output in three 8 -bit sequences or continuously. The bytes contain the results of the conversion padded with eight leading zeros before the MSB. If the serial clock has not been idled after the sub-bits ( S 1 and SO ) and $\overline{\mathrm{CS}}$ has been kept low, DOUT sends trailing zeros.

## 14-Bit, +5V, 200ksps ADC with 10uA Shutdown



Figure 10a. SPI Connections


Figure 10b. MICROWIRE Connections

SPI and MICROWIRE Interfaces
When using the SPI (Figure 10a) or MICROWIRE (Figure 10b) interfaces, set CPOL $=0$ and $\mathrm{CPHA}=0$. Conversion begins with a falling edge on $\overline{\mathrm{CS}}$ (Figure 10c). Three consecutive 8 -bit readings are necessary to obtain the entire 14-bit result from the ADC. DOUT data transitions on the serial clock's falling edge. The first 8-bit data stream contains all leading zeros. The second 8 -bit data stream contains the MSB through D6. The third 8-bit data stream contains D5 through D0 followed by S1 and S0.


Figure 10c. SPI/MICROWIRE Interface Timing Sequence (CPOL = CPHA =0)
$\qquad$

# 14-Bit, +5V, 200ksps ADC with 10pA Shutdown 



Figure 11a. QSPI Connections


Figure 11b. QSPI Interface Timing Sequence (CPOL $=C P H A=0$ )


Figure 12a. SPI Interface Connection for a PIC16/PIC17
QSPI Interface Using the high-speed QSPI interface with CPOL = 0 and CPHA $=0$, the MAX11101 supports a maximum fSCLK of 4.8 MHz . Figure 11a shows the MAX11101 connected to a QSPI master and Figure 11b shows the associated interface timing.

PIC16 with SSP Module and PIC17 Interface
The MAX11101 is compatible with a PIC16/PIC17 microcontroller ( $\mu \mathrm{C}$ ) using the synchronous serial-port (SSP) module.
To establish SPI communication, connect the controller as shown in Figure 12a. Configure the PIC16/PIC17 as system master, by initializing its synchronous serial-port control register (SSPCON) and synchronous serial-port status register (SSPSTAT) to the bit patterns shown in Table 1 and Table 2.
In SPI mode, the PIC16/PIC17 $\mu \mathrm{C}$ allows 8 bits of data to be synchronously transmitted and received simultaneously. Three consecutive 8-bit readings (Figure 12b) are necessary to obtain the entire 14-bit result from the ADC. DOUT data transitions on the serial clock's falling edge and is clocked into the $\mu \mathrm{C}$ on SCLK's rising edge. The first 8-bit data stream contains all zeros. The second 8 -bit data stream contains the MSB through D6. The third 8-bit data stream contains bits D5 through D0 followed by S1 and S0.

## 14-Bit, +5V, 200ksps ADC with 10رA Shutdown



Figure 12b. SPI Interface Timing with PIC16/PIC17 in Master Mode (CKE =1,CKP =0, SMP =0, SSPM3-SSPMO =0001)
Table 1. Detailed SSPCON Register Contents

| CONTROL BIT |  | MAX11101 SETTINGS | SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPCON) |
| :---: | :---: | :---: | :---: |
| WCOL | BIT 7 | X | Write Collision Detection Bit |
| SSPOV | BIT 6 | X | Receive Overflow Detect Bit |
| SSPEN | BIT 5 | 1 | Synchronous Serial-Port Enable Bit: <br> O: Disables serial port and configures these pins as I/O port pins. <br> 1: Enables serial port and configures SCK, SDO, and SCI pins as serial port pins. |
| CKP | BIT 4 | 0 | Clock Polarity Select Bit. CKP = 0 for SPI master mode selection. |
| SSPM3 | BIT 3 | 0 |  |
| SSPM2 | BIT 2 | 0 |  |
| SSPM1 | BIT 1 | 0 | Synchronous Serial-Port Mode Select Bit. Sets SPI master mode and selects $\mathrm{CLK}=$ OSC/16 |
| SSPM0 | BIT 0 | 1 |  |

Table 2. Detailed SSPSTAT Register Contents

| CONTROL BIT |  | MAX11101 <br> SETTINGS | SYNCHRONOUS SERIAL-PORT CONTROL REGISTER (SSPSTAT) |
| :---: | :---: | :---: | :--- |
| SMP | BIT 7 | 0 | SPI Data Input Sample Phase. Input data is sampled at the middle of the data output time. |
| CKE | BIT 6 | 1 | SPI Clock Edge Select Bit. Data will be transmitted on the rising edge of the serial clock. |
| D/A | BIT 5 | X | Data Address Bit |
| P | BIT 4 | $X$ | STOP Bit |
| S | BIT 3 | $X$ | START Bit |
| R/W | BIT 2 | $X$ | Read/Write Bit Information |
| UA | BIT 1 | $X$ | Update Address |
| BF | BIT 0 | $X$ | Buffer Full Status Bit |

## MAX11101

## 14-Bit, +5V, 200ksps ADC with 10pA Shutdown

## Definitions

## Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-fit straight line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX11101 are measured using the endpoint method.

## Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB . A DNL error specification of 1 LSB guarantees no missing codes and a monotonic transfer function.

## Aperture Definitions

Aperture jitter ( $t_{\mathrm{AJ}}$ ) is the sample-to-sample variation in the time between samples. Aperture delay ( $t_{A D}$ ) is the time between the falling edge of the sampling clock and the instant when the actual sample is taken.

Signal-to-Noise Ratio
For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization noise error only and results directly from the ADCs resolution ( N bits):

$$
\text { SNR }=(6.02 \times N+1.76) \mathrm{dB}
$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion
Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all the other ADC output signals.

$$
\operatorname{SINAD}(\mathrm{dB})=20 \times \log \left[\frac{\text { Signal }_{\mathrm{RMS}}}{\left(\text { Noise }+ \text { Distortion }^{\mathrm{RMS}}\right.}\right]
$$

## Effective Number of Bits

Effective number of bits (ENOB) indicate the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:
ENOB = (SINAD - 1.76)/6.02

Figure 13 shows the effective number of bits as a function of the MAX11101's input frequency.

Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

$$
T H D=20 \times \log \left[\frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}}}{V_{1}}\right]
$$

where $V_{1}$ is the fundamental amplitude and $V_{2}$ through $V_{5}$ are the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range
Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest frequency component.


Figure 13. Effective Number of Bits vs. Input Frequency

# 14-Bit, +5V, 200ksps ADC with 10pA Shutdown 

## Supplies, Layout, Grounding and Bypassing

Use PCBs with separate analog and digital ground planes. Do not use wire-wrap boards. Connect the two ground planes together at the MAX11101. Isolate the digital supply from the analog with a low-value resistor (10 ) or ferrite bead when the analog and digital supplies come from the same source (Figure 14).
Constraints on sequencing the power supplies and inputs are as follows:

- Apply AGND before DGND.
- Apply AIN and REF after AVDD and AGND are present.
- DVDD is independent of the supply sequencing.

Ensure that digital return currents do not pass through the analog ground and that return-current paths are low impedance. A 5mA current flowing through a PCB ground trace impedance of only $0.05 \Omega$ creates an error voltage of about $250 \mu \mathrm{~V}$, 1 LSB error with a 4 V full-scale system.
The board layout should ensure that digital and analog signal lines are kept separate. Do not run analog and digital (especially the SCLK and DOUT) lines parallel to one another. If one must cross another, do so at right angles.
The ADCs high-speed comparator is sensitive to highfrequency noise on the AVDD power supply. Bypass an excessively noisy supply to the analog ground plane with a $0.1 \mu \mathrm{~F}$ capacitor in parallel with a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ low-ESR capacitor. Keep capacitor leads short for best supplynoise rejection.


Figure 14. Powering AVDD and DVDD from a Single Supply

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX11101EUB + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $10 \mu \mathrm{MAX}$ |
| MAX11101EWC + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 12 WLP |

+Denotes a lead(Pb)-free/RoHS-compliant package.
Chip Information
PROCESS: BiCMOS
Package Information
For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| $10 \mu \mathrm{MAX}$ | $\mathrm{U} 10+2$ | $\underline{\mathbf{2 1 - 0 0 6 1}}$ | $\underline{\underline{90-0330}}$ |
| 12 WLP | W121A2+1 | $\underline{\mathbf{2 1 - 0 0 0 9}}$ | Refer to <br> Application |
| $\underline{\text { Note 1891 }}$ |  |  |  |

# 14-Bit, +5V, 200ksps ADC with 10pA Shutdown 

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $9 / 11$ | Initial release | - |
| 1 | $1 / 12$ | Revised the Absolute Maximum Ratings and Electrical Characteristics. | $2-4$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog to Digital Converters - ADC category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
ADC0804LCD ADC0808 MCP37211-200I/TE MAX15511TGTL+ MCP3202T-CI/MS ADE1201ACCZ ADE1202ACCZ LTC1090CN
LTC1605IG LTC2238IUH LTC1418AIG LTC1605ACG LTC1605AIG LTC2208IUP ADS1282HPW LTC1297DCN8 LTC1741CFW
MCP3422A0-E/MS MCP3426A2-E/MC MCP3426A3-E/MC MCP3427-E/MF TLC0820ACN TLC2543IN TLV2543IDW
NCD9830DBR2G ADS5231IPAG ADS7807U ADS7891IPFBT ADS8328IBPW AMC1204BDWR ADS7959QDBTRQ1
ADS7955QDBTRQ1 ADS7807UB ADS7805UB ADS1220IPWR MCP3426A0-E/MS MCP3422A0-E/MC AD9220AR MAX11212AEUB+
TLV1570CDW TLC3574IDWR TLC1542IDWR TLC0838CDWR AD7914BRUZ-REEL7 AD977ABRZ ADC12130CIWM/NOPB
MCP3426A1-EMC MCP3426A0-EMC AD7192BRUZ-REEL AD7193BRUZ-REEL

