# MAX1193 Evaluation Kit 

## General Description

The MAX1193 evaluation kit（EV kit）is a fully assembled and tested circuit board that contains all the components necessary to evaluate the performance of the MAX1191／ MAX1192／MAX1193 dual，8－bit analog－to－digital convert－ ers（ADCs）．The MAX1191／MAX1192／MAX1193 accept AC－or DC－coupled，differential，or single－ended analog inputs．The digital output produced by the ADC can be easily captured with a user－provided high－speed logic analyzer or data acquisition system．The EV kit operates from a 3.3 V analog and a 2.5 V digital power supply．The EV kit includes circuitry that generates a clock signal from an AC sine wave signal provided by the user．The EV kit comes with the MAX1193 installed．Order free samples of the pin－compatible MAX1191 or MAX1192 to evaluate these parts．

Selector Guide

| PART | SPEED（Msps） |
| :---: | :---: |
| MAX1191ETI | 7.5 |
| MAX1192ETI | 22 |
| MAX1193ETI | 45 |

Features
－Up to 45Msps Sampling Rate（MAX1193）
－Ultra－Low－Power Operation
－Single－Ended or Fully Differential Input Signal Configuration
－AC－or DC－Coupled Input Configuration
－Configurable Reference Voltage
－On－Board Clock－Shaping Circuit
－Fully Assembled and Tested
－Also Evaluates MAX1191 and MAX1192 （IC Replacement Required）

Ordering Information

| PART | TEMP RANGE | IC PACKAGE |
| :---: | :---: | :--- |
| MAX1193EVKIT | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 28 －Thin QFN |

Note：To evaluate the MAX1191／MAX1192，request a free sam－ ple with the MAX1193 EV kit．

Component List

| DESIGNATION | QTY | DESCRIPTION |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { C1-C6, C9, C19, } \\ & \text { C21-C27, C29, } \\ & \text { C31, C33, C35, } \\ & \text { C37, C39, C41 } \end{aligned}$ | 22 | $0.1 \mu \mathrm{~F} \pm 10 \%, 16 \mathrm{~V}$ X7R ceramic capacitors（0603） TDK C1608X7R1C104K |
| $\begin{aligned} & \text { C7, C12, } \\ & \text { C14, C20 } \end{aligned}$ | 4 | $1000 \mathrm{pF} \pm 10 \%, 50 \mathrm{~V}$ X7R ceramic capacitors（0603） <br> TDK C1608X7R1H102K |
| C8，C13，C15 | 3 | $0.33 \mu \mathrm{~F} \pm 10 \%, 6.3 \mathrm{~V} \times \mathrm{R}$ ceramic capacitors（0603） TDK C1608X5R0J334K |
| $\begin{gathered} \text { C10, C11, C16, } \\ \text { C17 } \end{gathered}$ | 4 | $22 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}$ COG ceramic capacitors（0603） TDK C1608C0G1H220J |
| $\begin{gathered} \text { C18, C36, C38, } \\ \text { C40, C42 } \end{gathered}$ | 5 | $2.2 \mu \mathrm{~F} \pm 10 \%, 10 \mathrm{~V}$ tantalum capacitors（A case） AVX TAJA225K010R |
| $\begin{aligned} & \text { C28, C30, } \\ & \text { C32, C34 } \end{aligned}$ | 4 | $10 \mu \mathrm{~F} \pm 20 \%$ ， 10 V tantalum capacitors（B case） AVX TAJB106M010R |
| J1 | 1 | Header $2 \times 10$ |


| DESIGNATION | QTY | DESCRIPTION |
| :---: | :---: | :--- |
| JU1－JU4，JU7， <br> JU8，JU11 | 7 | 3－pin headers |
| JU5，JU6， <br> JU9，JU10 | 4 | 2－pin headers |
| R1－R4，R18， <br> R31－R40 | 15 | $49.9 \Omega \pm 1 \%$ resistors（0603） |
| R5，R6，R41－R44 | 0 | Not installed，resistors（0603） |
| R7－R10，R17 | 5 | $2 \mathrm{k} \Omega \pm 1 \%$ resistors（0603） |
| R11－R14 | 4 | $24.9 \Omega \pm 1 \%$ resistors（0603） |
| R15，R20 | 2 | $4.02 \mathrm{k} \Omega \pm 1 \%$ resistors（0603） |
| R16 | 1 | $5 \mathrm{k} \Omega 1 / 4$ in potentiometer，12 turn |
| R19 | 1 | $6.04 \mathrm{k} \Omega \pm 1 \%$ resistor（0603） |
| R21－R30 | 10 | $100 \Omega \pm 1 \%$ resistors（0603） |
| R45，R46 | 0 | Not installed，resistors（0402） |
| T1，T2 | 2 | RF transformers <br> Mini－Circuits TT1－6－KK81 |
| U1 | 1 | MAX1193ETI（28－pin TQFN） |
| U2 | 1 | Dual CMOS differential line <br> receiver（8－pin SO），MAX9113ESA |

## MAX1193 Evaluation Kit

| Component List (continued) |  |  |
| :---: | :---: | :--- |
| DESIGNATION | QTY | DESCRIPTION |
| U3 | 1 | Buffer/drivers tri-state output <br> (48-pin TSSOP) <br> Texas Instruments <br> SN74ALVCH16244DGG |
| CLKIN, D/E_INA, <br> D/E_INB, S/E_INA+, <br> S/E_INA-, <br> S/E_INB+, S/E_INB- | 7 | SMA PC-mount connectors |
| None | 11 | Shunts (JU1-JU11) |
| None | 1 | MAX1193 PC board |

## Quick Start

Required Equipment

- DC power supplies:

Digital: $2.5 \mathrm{~V}, 100 \mathrm{~mA}$
Analog: $3.3 \mathrm{~V}, 200 \mathrm{~mA}$

- Function generator with low-phase noise and low jitter for clock input (e.g., HP 8662A)
- Two function generators for analog signal inputs (e.g., HP 8662A)
- Logic analyzer or data-acquisition system (e.g., HP 1673, HP 16500C)
- Analog anti-aliasing filters
- Digital voltmeter

Procedures
The MAX1193 EV kit is a fully assembled and tested surface-mount board. Follow the steps below for board operation. Do not turn on power supplies or enable function generators until all connections are completed:

1) Verify that shunts are installed across pins 2 and 3 of jumpers JU7 and JU8 (fully operational, outputs enabled).
2) Verify that no shunts are installed across jumpers JU9 and JU10.
3) Verify that a shunt is installed across pins 1 and 2 of jumper JU11 (internal reference mode).
4) Connect the logic analyzer to header J1. Both channel $A$ and channel $B$ data signal are multiplexed on header J1. Control signal $A / \bar{B}$ on pin J1-J11 indicates whether data is from channel $A$ (high) or from channel B (low).
5) Connect a 3.3 V power supply to the VA and VADUT pads. Connect the ground terminal of this supply to the GND pad.
6) Connect a 2.5 V power supply to the VDB and VODUT pads. Connect the ground terminal of this supply to the OGND pad.
7) Turn on both power supplies.
8) With a voltmeter, verify that 1.38 V is measured across test point TP1 and GND. If the voltage is not 1.38 V , adjust potentiometer R16 until 1.38 V is obtained.
9) Connect the clock function generator to the CLKIN SMA connector.
10) Connect the output of the analog signal function generator to the input of the suggested anti-aliasing filters:
a) To evaluate differential AC-coupled analog signals, verify that shunts are installed on pins 2 and 3 of jumpers $\mathrm{JU} 1-\mathrm{JU} 4$. Connect the output of the analog anti-aliasing filters to the $D / E_{-} I N A$ and D/E_INB SMA connectors.
b) To evaluate single-ended AC-coupled analog signals, verify that shunts are installed on pins 1 and 2 of jumpers JU1-JU6. Verify that resistors R5 and R6 are OPEN. Connect the output of the anti-aliasing filters to the S/E_INA+ and S/E_INB+ SMA connectors.

Component Suppliers

| SUPPLIER | PHONE | FAX | WEBSITE |
| :--- | :---: | :---: | :--- |
| AVX | $843-946-0238$ | $843-626-3123$ | www.avxcorp.com |
| Mini-Circuits | $718-934-4500$ | $718-934-7092$ | www.minicircuits.com |
| TDK | $847-803-6100$ | $847-390-4405$ | www.component.tdk.com |
| Texas Instruments | $972-644-5580$ | $214-480-7800$ | www.ti.com |

Note: Please indicate that you are using the MAX1193 when contacting these component suppliers.

# MAX1193 Evaluation Kit 

c）To evaluate single－ended DC－coupled analog signals，verify that shunts are installed on pins 1 and 2 of jumpers JU 2 and JU 3 ，and no shunts are installed on jumpers JU1，JU4，JU5 and JU6． Remove capacitors C2 and C3 and resistors R2 and R3．Install $0 \Omega$ resistors on the R5 and R6． Connect the outputs of the anti－aliasing filters to the S／E＿INA＋and S／E＿INB＋SMA connectors．
d）To evaluate differential DC－coupled analog sig－ nals，verify that shunts are installed on pins 1 and 2 of jumpers JU 2 and JU 3 ，and no shunts are installed on jumpers JU1，JU4，JU5，and JU6．Remove capacitors C2 and C3 and resis－ tors R2 and R3．Install $0 \Omega$ resistors on the R5 and R6．Connect the outputs of the anti－aliasing filters to the S／E＿INA＋／－and S／E＿INB＋／－SMA connectors．
11）Enable the function generators．Set the clock func－ tion generator for an output amplitude of 2.4 V P－P $(+11.6 \mathrm{dBm})$ and a frequency（fCLK）of $\leq 45 \mathrm{MHz}$ ．Set the analog input signal generators to the desired output test signal amplitudes and frequencies．The two function generators should be phase locked to each other．
12）Channel $A$ data is presented on the falling edge and channel $B$ data is presented on the rising edge of the logic analyzer clock．
13）Enable the logic analyzer，and begin collecting data．

## Detailed Description

The MAX1193 EV kit is a fully assembled and tested cir－ cuit board that contains all the components necessary to evaluate the performance of the MAX1191／MAX1192／ MAX1193 dual 8－bit ADCs．The ADCs provide the digi－ tized data of their two input channels in multiplexed fash－ ion on a single 8－bit bus．The EV kit comes with the MAX1193 installed，which can be evaluated with a maxi－ mum clock frequency（fCLK）of 45 MHz ．The MAX1193 accepts differential or single－ended analog input signals． With the proper board configuration（as specified below）， the input signals can be AC－or DC－coupled．
The EV kit is based on a four－layer PC board design to optimize the performance of the MAX1193．Separate ana－ log and digital power planes minimize noise coupling between analog and digital signals．For simple operation， the EV kit is specified to have 3.3 V and 2.5 V power sup－ plies applied to analog and digital power planes，respec－ tively．However，the digital plane can be operated from 1.8 V to 3.3 V without compromising performance．The logic analyzer＇s threshold must be adjusted accordingly．

Access to the digital outputs is provided through head－ er J1 for channels A and B．The 0．1in 20－pin header easily interfaces with a user－provided logic analyzer or data acquisition system．

Power Supplies
The MAX1193 EV kit requires separate analog and digital power supplies for best performance．A 3．3V power sup－ ply is used to power the analog portion of the MAX1193 （VADUT）and the on－board clock－shaping circuit（VA）． The MAX1193 analog supply voltage has an operating range of 2.7 V to 3.6 V ．Note that 3.3 V must be supplied to the VA pads to meet the minimum supply voltage of the clock－shaping circuit．A separate 2.5 V power supply is used to power the digital portion（VODUT and VDB）of the MAX1193 and the buffer／driver（U3）；however，it can operate with a supply voltage as low as 1.8 V and as high as 3.6 V ．The digital power－supply voltage must not exceed the analog power－supply voltage．

Clock
An on－board clock－shaping circuit generates a clock signal from an AC sine－wave signal applied to the CLKIN SMA connector．The input signal should not exceed a magnitude of 2.6 V P－P $(+12.3 \mathrm{dBm})$ ．The fre－ quency of the signal should not exceed 45 MHz for the MAX1193．The frequency of the sinusoidal input signal determines the sampling frequency of the ADC． Differential line receiver U2 processes the input signal to generate the CMOS clock signal．The signal＇s duty cycle can be adjusted with potentiometer R16．A clock signal with a $50 \%$ duty cycle（recommended）can be achieved by adjusting R16 until 1．38V（40\％of the ana－ log power supply）is produced across test points TP1 and GND when the analog supply voltage is set to 3.3 V ．The clock signal is available at the header pin J 1 － 1，which can be used as a clock source for the logic analyzer．Additionally，the signal pin $\mathrm{J} 1-11(A / \bar{B})$ is an image of the clock signal．

Input Signals
The MAX1193 accepts differential or single－ended，AC－ DC－coupled analog input signals．The EV kit accepts input signals with full－scale amplitude of less than $1.024 \mathrm{VP}-\mathrm{P}(+4 \mathrm{dBm})$ ．See Table 1 for proper jumper configuration．
Note：When a differential signal is applied to the ADC， the positive and negative input pins of the ADC each receive half of the input signal supplied at SMA con－ nectors D／E＿INA and D／E＿INB with a DC offset voltage of VADUT／2．

## MAX1193 Evaluation Kit

Table 1. Single-Ended/Differential, AC-/DC-Coupled Jumper Configuration

| JUMPER | SHUNT POSITION | PIN CONNECTION | EV KIT OPERATION |
| :---: | :---: | :---: | :---: |
| JU1 | 1 and 2 | INA- pin connected to COM pin through R11 | Analog input signal is applied to channel A. Single-ended input, AC-coupled. <br> - R5 opened (default) |
| JU2 | 1 and 2 | INA+ pin AC-coupled to SMA connector <br> S/E_INA+ through R12 and C2 |  |
| JU5 | Installed | INA + pin assumes the DC offset at the REFP and REFN common |  |
| JU1 | Not installed | INA- pin assumes no DC offset | Analog input signal is applied to channel A. <br> Single-ended input, DC-coupled. <br> - R5 shorted ( $0 \Omega$ )) <br> - C2 opened (removed) <br> - R2 opened (removed) |
| JU2 | 1 and 2 | INA+ pin DC-coupled to SMA connector <br> S/E_INA+ through R12 and R5 |  |
| JU5 | Not installed | INA+ pin assumes the DC offset from the analog input source |  |
| JU1 | 2 and 3 | INA- pin connected to low-side of transformer T1 through R11 | Analog input signal is applied to channel $\mathbf{A}$. Differential input, AC-coupled. |
| JU2 | 2 and 3 | INA+ pin connected to high-side of transformer T1 through R12 |  |
| JU1 | Not installed | INA- pin DC-coupled to SMA connector S/E_INA- through R11 | Analog input signal is applied to channel $\mathbf{A}$. Differential input, DC-coupled. <br> - R5 shorted ( $0 \Omega$ )) <br> - C2 opened (removed) <br> - R2 opened (removed) |
| JU2 | 1 and 2 | INA+ pin DC-coupled to SMA connector S/E_INA+ through R12 and R5 |  |
| JU5 | Not installed | INA+ pin assumes the DC offset from the analog input source |  |
| JU3 | 1 and 2 | INB+ pin AC-coupled to SMA connector S/E_INB+ through R13 and C3 | Analog input signal is applied to channel $\mathbf{B}$. Single-ended input, AC-coupled. <br> - R6 opened (default) |
| JU4 | 1 and 2 | INB- pin connected to COM pin through R14 |  |
| JU6 | Installed | INB+ pin assumes the DC offset at the REFP and REFN common |  |
| JU3 | 1 and 2 | INB+ pin DC-coupled to SMA connector S/E_INB+ through R13 and R6 | Analog input signal is applied to channel B. <br> Single-ended input, DC-coupled. <br> - R6 shorted ( $0 \Omega$ )) <br> - C3 opened (removed) <br> - R3 opened (removed) |
| JU4 | Not installed | INB- pin assumes no DC offset |  |
| JU6 | Not installed | INB+ pin assumes the DC offset from the analog input source |  |
| JU3 | 2 and 3 | INB + pin connected to high side of transformer T1 through R13 | Analog input signal is applied to channel $\mathbf{B}$. Differential input, AC-coupled. |
| JU4 | 2 and 3 | INB- pin connected to low side of transformer T1 through R14 |  |

# MAX1193 Evaluation Kit 

Table 1. Single-Ended/Differential, AC-/DC-Coupled Jumper Configuration (continued)

| JUMPER | SHUNT POSITION | PIN CONNECTION | EV KIT OPERATION |
| :---: | :---: | :---: | :---: |
| JU3 | 1 and 2 | INB+ pin DC-coupled to SMA connector S/E_INB+ through R13 and R6 | Analog input signal is applied to channel B. Differential input, DC-coupled. <br> - R6 shorted ( $0 \Omega$ ) <br> - C3 opened (removed) <br> - R3 opened (removed) |
| JU4 | Not installed | INB- pin DC-coupled to SMA connector S/E_INB- through R14 |  |
| JU6 | Not installed | INB+ pin assumes the DC offset from the analog input source |  |

Table 2. Power-Down/Standby/Idle/Operating Mode Configurations

| JUMPER | SHUNT POSITION | PIN CONNECTION | EV KIT OPERATION |
| :---: | :---: | :---: | :---: |
| JU7 | 1 and 2 | PD0 connected to OGND | MAX1193 in power-down mode—ADC off, Ref off, output Three-stated |
| JU8 | 1 and 2 | PD1 connected to OGND |  |
| JU7 | 1 and 2 | PD0 connected to OGND | MAX1193 in standby mode-ADC off, Ref on, output Three-stated |
| JU8 | 2 and 3 | PD1 connected to VODUT |  |
| JU7 | 2 and 3 | PDO connected to VODUT | MAX1193 in idle mode-ADC on, Ref on, output Three-stated |
| JU8 | 1 and 2 | PD1 connected to OGND |  |
| JU7 | 2 and 3 | PDO connected to VODUT | MAX1193 in operating mode-ADC on, Ref on, output enabled |
| JU8 | 2 and 3 | PD1 connected to VODUT |  |
| JU7, JU8 | None | PD0, PD1 pads connected to external control source (TTL/CMOS compatible) | PD0, PD1 = 00; power-down mode PD0, PD1 = 01; standby mode PDO, PD1 = 10; idle mode PDO, PD1 = 11; operting mode |

## Power-Down/Standby/ IdIe/Operating Modes

The MAX1193 EV kit also features jumpers that allow the user to enable or disable certain functions of the data converter. Jumpers JU7 and JU8 control the power-down, standby, idle, and operating modes of the MAX1193 EV kit. See Table 2 for jumper settings.

## Reference Modes

The MAX1193 EV kit provides three modes of operation for the reference: internal reference, buffered external reference, and unbuffered external reference modes. In internal reference mode, the REFIN pad is connected to VADUT. In buffered external reference mode, an external user-provided reference voltage of 1.024 V may be connected at the REFIN pad. In unbuffered external reference mode, REFIN is connected to GND, and three external reference voltages should be used to drive REFP, REFN, and COM. Jumper JU11 selects the reference modes of the MAX1193 EV kit. See Table 3 for jumper settings.

Table 3. Reference Modes Configuration (Jumper JU11)

| SHUNT <br> POSITION | REFIN PIN <br> CONNECTION | EV KIT OPERATION |
| :---: | :---: | :--- |
| 1 and 2 | Connected to <br> VADUT | Internal reference mode. <br> $V_{\text {REF }}=V_{\text {REFP }}-V_{\text {REFN }}=$ <br> 0.512 V |
| 2 and 3 | Connected to GND | Unbuffered external <br> reference mode. <br> REFP, REFN, COM pins <br> driven by external sources |
| None | Connected to <br> external reference <br> source (1.024V) | Buffered external <br> reference mode. <br> VREF $^{2}$ <br> 0.512 V |

## MAX1193 Evaluation Kit

## Digital Output Format

The MAX1193 features a single 8-bit, multiplex CMOScompatible digital output bus. Channel A is available at the output during $A / \bar{B}$ high. Channel $B$ is available at the output during $A / \bar{B}$ low. The channel selection signal $(A / \bar{B})$ is an image of the clock that may be used to synchronize the output data. Refer to the MAX1193 data sheet for more information.

A driver is used to buffer the ADC's digital outputs. This buffer is able to drive large capacitive loads, which may be present at the logic analyzer connection, without compromising the digital output signals. The outputs of the buffers are connected to header J1 located on the right side of the EV kit, where the user can connect a logic analyzer or data-acquisition system. See Table 4 for channel and bit locations on header J1.
All even-number pins on header J1 are connected to OGND.

Table 4. Header J1 Output Bit Location (Multiplexed Output Operation)

| CHANNEL | $A / \bar{B}$ | BIT DO | BIT D1 | BIT D2 | BIT D3 | BIT D4 | BIT D5 | BIT D6 | BIT D7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{A}{(C L K} \downarrow)^{\star}$ | 1 | $\begin{gathered} \text { J1-3 } \\ \text { A0 } \end{gathered}$ | $\begin{gathered} \text { J1-5 } \\ \text { A1 } \end{gathered}$ | $\begin{gathered} \text { J1-7 } \\ \text { A2 } \end{gathered}$ | $\begin{gathered} \text { J1-9 } \\ \text { A3 } \end{gathered}$ | $\begin{gathered} \text { J1-13 } \\ \text { A4 } \end{gathered}$ | $\begin{gathered} J 1-15 \\ \text { A5 } \end{gathered}$ | $\begin{gathered} \mathrm{J} 1-17 \\ \text { A6 } \end{gathered}$ | $\begin{gathered} \text { J1-19 } \\ \text { A7 } \end{gathered}$ |
| $\left.\begin{array}{c} B \\ (C L K \\ \hline \end{array}\right)^{*}$ | 0 | $\begin{gathered} \mathrm{J} 1-3 \\ \mathrm{B0} \end{gathered}$ | $\begin{gathered} \mathrm{J} 1-5 \\ \text { B1 } \end{gathered}$ | $\begin{gathered} \mathrm{J} 1-7 \\ \text { B2 } \end{gathered}$ | $\begin{gathered} \text { J1-9 } \\ \text { B3 } \end{gathered}$ | $J 1-13$ B4 | $\begin{gathered} \mathrm{J}-15 \\ \text { B5 } \end{gathered}$ | $\begin{gathered} \mathrm{J} 1-17 \\ \text { B6 } \end{gathered}$ | $J 1-19$ B7 |

[^0]
## MAX1193 Evaluation Kit



ع6ममXVW／て6トमXVW／म6मトXVW ：sepenjenヨ

Figure 1．MAX1193 EV Kit Schematic

## MAX1193 Evaluation Kit

Evaluates: MAX1191/MAX1192/MAX1193


Figure 2. MAX1193 EV Kit Component Placement Guide—Component Side

## MAX1193 Evaluation Kit



Figure 3．MAX1193 EV Kit PC Board Layout－Component Side

## MAX1193 Evaluation Kit



Figure 4. MAX1193 EV Kit PC Board Layout-Ground Plane

## MAX1193 Evaluation Kit



Figure 5．MAX1193 EV Kit PC Board Layout－Power Plane

## MAX1193 Evaluation Kit



Figure 6. MAX1193 EV Kit PC Board Layout-Solder Side

## MAX1193 Evaluation Kit



Figure 7. MAX1193 EV Kit Component Placement Guide—Solder Side
$\qquad$

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Data Conversion IC Development Tools category:

## Click to view products by Maxim manufacturer:

Other Similar products are found below :
EVAL-AD7265EDZ EVAL-AD7719EBZ EVAL-AD7767-1EDZ EVAL-AD7995EBZ AD9211-200EBZ AD9251-20EBZ AD9251-65EBZ AD9613-170EBZ AD9629-20EBZ AD9716-DPG2-EBZ AD9737A-EBZ AD9993-EBZ DAC8555EVM EVAL-AD5061EBZ EVAL-

AD5062EBZ EVAL-AD5443-DBRDZ EVAL-AD5570SDZ EVAL-AD7992EBZ EVAL-AD7994EBZ AD9119-MIX-EBZ AD9233-125EBZ AD9629-80EBZ AD9650-80EBZ AD9767-EBZ DAC8531EVM LM96080EB/NOPB EVAL-AD5445SDZ EVAL-AD5660EBZ EVALAD7685SDZ EVAL-AD7687SDZ MAX5318PMB\# MAX1246EVL11-QSOP MAX117EVKIT-DIP DC2365A-C DC2795A-B DC2795A-A DAC088S085EB/NOPB SIM8909-EVB-KIT 82635ASRCDVKHV 961443 DC1466B-B EVAL-AD5413SDZ ADC12D1600RB/NOPB 1083 RFPDK FOR CMT2X5X TS7003DB TSC2014EVM-PDK MOD-USB3G KDC5514EVALZ 650201392G ISL28005FH-100EVAL1Z


[^0]:    *Trigger signal for the logic analyzer.

