## General Description

The MAX13036 contact monitor and level shifter monitors and debounces eight remote mechanical switches and asserts an interrupt ( $\overline{\mathrm{NT} \text { ) if a switch changes state. The }}$ state of each switch is sampled through an SPI interface by reading the status register and any switch can be prohibited from asserting an interrupt by writing to the command register. Four of the switch inputs are intended for ground-connected switches (IN0-IN3), and the other four inputs (IN4-IN7), are programmable in groups of two for either ground-connected or battery-connected switches. Two switch inputs (IN0, IN1) have direct levelshifted outputs (DO0, DO1) to be used for PWM or other timing-based signals.
Switch input thresholds are set to $50 \%$ of the voltage applied to BATREF. The threshold hysteresis is set by connecting an external resistor from HYST to ground. The MAX13036 supplies an adjustable wetting current to each closed switch to clean mechanical switch contacts that are exposed to adverse conditions.

The MAX13036 operates with a +6 V to +26 V battery voltage applied to BAT. A separate +2.7 V to +5.5 V logic supply input ( $\mathrm{V}_{\mathrm{L}}$ ) sets the interface voltage. The MAX13036 is available in a $5 \mathrm{~mm} \times 5 \mathrm{~mm} 28$-pin TQFN package and operates over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

## Applications

Control ECUs

## Pin Configuration



## Features

- +6 V to +26 V Operating Voltage Range
- +42 V Compatibility on BAT
- Inputs Withstand Reverse Battery
- Withstands Dynamic Battery Voltage Drop While $\mathrm{V}_{\mathrm{L}}$ is Present
- Ultra-Low Operating Current $17 \mu \mathrm{~A}$ (typ) in Scan Mode
- Resistor-Adjustable Switching Hysteresis
- CMOS-Compatible Logic Outputs (+2.7V min)
- Built-In Switch Debouncing
- Interrupt Output
- Immunity to Transients
- High Modularity
- Thermal Protection
- $\pm 8 \mathrm{kV}$ HBM ESD Protection on IN0-IN7 Without External Components
- Two Inputs (IN0, IN1) Programmable as Direct Outputs
- Four Inputs (IN4-IN7) Programmable for BAT or GND Related Switches


## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX13036ATI+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TQFN-EP* <br> $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

## Typical Application Circuit appears at end of data sheet.

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Continuous Current ( $\overline{C S}, \mathrm{CLK}, \mathrm{SDI}, \mathrm{SDO}, \mathrm{DO}, \mathrm{DO} 1$ ).... $\pm 20 \mathrm{~mA}$ HBM ESD Protection (IN0-IN7)......................................... $\pm 8 k V$ Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$, multilayer board) 28-Pin TQFN (derate $34.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )...... 2759 mW Operating Temperature Range........................ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Junction Temperature..................................................... $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s)
$10+150^{\circ} \mathrm{C}$
$+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{BAT}=+6 \mathrm{~V}$ to $+26 \mathrm{~V}, \overline{\mathrm{SD}}=\mathrm{V}_{\mathrm{L}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{L}}=+3.3 \mathrm{~V}$, BAT $\left.=+14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)($ Note 1)


## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}\right.$ to +5.5 V , BAT $=+6 \mathrm{~V}$ to $+26 \mathrm{~V}, \overline{\mathrm{SD}}=\mathrm{V}_{\mathrm{L}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{L}}=+3.3 \mathrm{~V}$, BAT $\left.=+14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)($ Note 1$)$


Timing Characteristics
$\left(\mathrm{V}_{\mathrm{L}}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{BAT}=+6 \mathrm{~V}$ to $+26 \mathrm{~V}, \overline{\mathrm{SD}}=\mathrm{V}_{\mathrm{L}}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{L}}=+3.3 \mathrm{~V}$, BAT $=+14 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN0 to DO0 Propagation Delay | tprop | $\mathrm{V}_{\text {BAT }}=6 \mathrm{~V}$ |  | 22 | 35 | $\mu \mathrm{s}$ |
| IN1 to DO1 Propagation Delay |  | $\mathrm{V}_{\text {BAT }}=+14 \mathrm{~V}$ |  | 22 |  |  |
| CLK Frequency | $\mathrm{f}_{\text {CLK }}$ | Input rise/fall time < 2ns, $\mathrm{V}_{\mathrm{L}}=+3.0 \mathrm{~V} \text { to }+5.5 \mathrm{~V}$ |  |  | 5 | MHz |
| Falling Edge of $\overline{\mathrm{CS}}$ to Rising Edge of CLK Required Setup Time | tLEAD | Input rise/fall time < 2ns, $\mathrm{V}_{\mathrm{L}}=+3.0 \mathrm{~V}$ to +5.5 V , Figure 1 | 110 |  |  | ns |
| Falling Edge of CLK to Rising Edge of $\overline{C S}$ Required Setup Time | tLAG | Input rise/fall time < 2ns, $\mathrm{V}_{\mathrm{L}}=+3.0 \mathrm{~V}$ to +5.5 V , Figure 1 | 50 |  |  | ns |
| SDI Valid to Falling Edge of CLK Required Setup Time | ${ }_{\text {tSISU) }}$ | Input rise/fall time < 2ns, $\mathrm{V}_{\mathrm{L}}=+3.0 \mathrm{~V}$ to +5.5 V , Figure 1 | 30 |  |  | ns |
| Falling Edge of CLK to SDI Required Hold Time | ${ }^{\text {s }}$ I(HOLD) | Input rise/fall time < 2ns, $\mathrm{V}_{\mathrm{L}}=+3.0 \mathrm{~V}$ to +5.5 V , Figure 1 | 20 |  |  | ns |
| Time From Falling Edge of $\overline{\mathrm{CS}}$ to SDO Low Impedance | ${ }^{\text {t SOP(EN) }}$ | Input rise/fall time < 2ns, $\mathrm{V}_{\mathrm{L}}=+3.0 \mathrm{~V}$ to +5.5 V , Figure 1 |  |  | 55 | ns |
| Time From Rising Edge of $\overline{\mathrm{CS}}$ to SDO High Impedance | tso(DIS) | $\mathrm{V}_{\mathrm{L}}=+3.0 \mathrm{~V}$ to +5.5 V , Figures 1 and 2 |  |  | 55 | ns |
| Time from Rising Edge of CLK to SDO Data Valid | tVALID | $\begin{array}{\|l\|} \hline \mathrm{C}_{\mathrm{SDO}}=15 \mathrm{pF}, \\ \mathrm{~V}_{\mathrm{L}}=+3.0 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \text {, Figure } 1 \\ \hline \end{array}$ |  |  | 70 | ns |
| Debounce time | $t_{\text {deb }}$ | $\mathrm{C}_{\text {TDEB }}=500 \mathrm{pF}$ | 3.18 | 5.9 | 9.42 | ms |
|  |  | $\mathrm{C}_{\text {TDEB }}=10 \mathrm{nF}$ (Note 6) | 63 | 120 | 188 |  |
| Scanning Time Pulse | tscan |  | 130 | 250 | 400 | $\mu \mathrm{s}$ |
| Scanning Time Period | tSCAN_P | SC2 = 0, SC1 = 1, SC0 = 1 | 4 | 8 | 14 | ms |
| Wetting Time Pulse | twet | WTOFF $=0$ | 10 | 21 | 35 | ms |
| Time from Shutdown To Normal Operation |  | $\overline{\mathrm{SD}}$ low-to-high transition to input monitoring enabled |  | 200 |  | $\mu \mathrm{s}$ |

Note 1: All units are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed by correlation to the $+125^{\circ} \mathrm{C}$ tests.
Note 2: The total supply current is the sum of the current flowing into $\mathrm{V}_{\mathrm{L}}, \mathrm{BAT}$, and BATREF.
Note 3: $\mathrm{V}_{\mathrm{TH}} \mathrm{C}=\left(\mathrm{V}_{\mathrm{TH}} \mathrm{HIGH}+\mathrm{V}_{\mathrm{TH}}\right.$ LOW $) / 2$.
Note 4: $\mathrm{V}_{\mathrm{TH}} \mathrm{H}_{\mathrm{HYS}}=\left(\mathrm{V}_{\mathrm{TH}} \mathrm{HIGH}^{-}-\mathrm{V}_{\mathrm{TH}}\right.$ LOW $)$.
Note 5: Wetting current rise/fall time is measured as the time from $10 \%$ to $90 \%$ of the maximum wetting current.
Note 6: Guaranteed by design.

Test Circuits/Timing Diagrams


Figure 1. SPI Timing Characteristics


Figure 2. SDO Enable/Disable Test Circuit and Timing Diagram

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{BAT}=+14 \mathrm{~V}, \overline{\mathrm{SD}}=\mathrm{V}_{\mathrm{L}}, \mathrm{R}_{\mathrm{WET}}=61 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{HYST}}=90 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{TDEB}}=4700 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{BAT}=+14 \mathrm{~V}, \overline{\mathrm{SD}}=\mathrm{V}_{\mathrm{L}}, \mathrm{R}_{\mathrm{WET}}=61 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{HYST}}=90 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{TDEB}}=4700 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$






## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | IN1 | Switch Input Channel 1. Connect IN1 to a switch connected to GND. IN1 can be programmed as a direct input with a level-shifted output on DO1 (see the Mechanical Switch Inputs (INO-IN7) section). |
| 2 | IN2 | Switch Input Channel 2. Connect IN2 to a switch connected to GND. |
| 3 | IN3 | Switch Input Channel 3. Connect IN3 to a switch connected to GND. |
| 4 | IN4 | Switch Input Channel 4. Connect IN4 to a switch connected to GND or BAT. |
| 5 | IN5 | Switch Input Channel 5. Connect IN5 to a switch connected to GND or BAT. |
| 6 | IN6 | Switch Input Channel 6. Connect IN6 to a switch connected to GND or BAT. |
| 7 | IN7 | Switch Input Channel 7. Connect IN7 to a switch connected to GND or BAT. |
| 8, 20, 27 | N.C. | No Connection. Not internally connected. |
| 9 | HYST | Hysteresis Input. Connect HYST to GND with a 0 to $900 \mathrm{k} \Omega$ resistor to set the input voltage hysteresis on INO-IN7. |
| 10 | WET | Wetting Current Input. Connect a $30 \mathrm{k} \Omega$ to $330 \mathrm{k} \Omega$ resistor from WET to GND to set the wetting current on INO-IN7. |
| 11 | TDEB | Switch Debounce Time Input. Connect a 500 pF to 10 nF capacitor from TDEB to GND to set the switch debounce time. |
| 12, 24 | GND | Ground |
| 13 | $\overline{\text { OT }}$ | Overtemperature Warning Output. $\overline{\mathrm{OT}}$ is an open-drain output that asserts low when the thermal warning threshold is exceeded. |
| 14 | INT | Interrupt Output. $\overline{\text { INT }}$ is an open-drain output that asserts low when one or more of the INO-IN7 inputs change state and is enabled for interrupts. |
| 15 | $\overline{\mathrm{CS}}$ | SPI Chip-Select Input. Drive $\overline{\mathrm{CS}}$ low to enable clocking of data into and out of the MAX13036. SPI data is latched into the MAX13036 on the rising edge of $\overline{\mathrm{CS}}$. |
| 16 | SDO | SPI Serial Data Output. SPI data is output on SDO on the rising edges of CLK while $\overline{\mathrm{CS}}$ is held low. SDO is tri-stated when $\overline{\mathrm{CS}}$ is high. |
| 17 | SDI | SPI Serial Data Input. SPI data is latched into the internal shift register on the falling edges of CLK while CS is held low. SDI has an internal $100 \mathrm{k} \Omega$ pulldown resistor. |
| 18 | CLK | SPI Serial Clock Input |
| 19 | $\mathrm{V}_{\mathrm{L}}$ | Logic Power-Supply Input. Connect $\mathrm{V}_{\mathrm{L}}$ to a positive 2.7 V to 5.5 V power supply. Bypass $\mathrm{V}_{\mathrm{L}}$ to ground with a $0.1 \mu \mathrm{~F}$ capacitor placed as close as possible to $\mathrm{V}_{\mathrm{L}}$. |
| 21 | DO1 | Data Output Channel 1. DO1 is the level-shifted output of IN1 when WEND $=0$ (normal mode only). |
| 22 | DO0 | Data Output Channel 0. DO0 is the level-shifted output of IN0 when WEND $=0$ (normal mode only). |
| 23 | $\overline{S D}$ | Shutdown Input. Drive $\overline{\mathrm{SD}}$ low to place the MAX13036 into shutdown mode. Drive $\overline{\mathrm{SD}}$ high for normal operation. $\overline{\mathrm{SD}}$ is compatible with voltages up to +45 V . |
| 25 | BATREF | Battery Reference Input. Switch thresholds are set to $50 \%$ of the voltage applied to BATREF. Connect BATREF to the system's battery supply voltage. |
| 26 | BAT | Battery Supply Input. Connect BAT to a positive 6 V to 26 V battery supply voltage. Bypass BAT to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor placed as close as possible to BAT. In addition, bypass BAT with a $10 \mu \mathrm{~F}$ or greater capacitor. |
| 28 | INO | Switch Input Channel 0 . Connect INO to a switch connected to GND. INO can be programmed as a direct input with a level-shifted output on DO0 (see Mechanical Switch Inputs (INO-IN7) section). |
| - | EP | Exposed Pad. Connect EP to GND. |

## Functional Diagram



## Detailed Description

The MAX13036 contact monitor and level shifter monitors and debounces eight remote mechanical switches and asserts an interrupt ( $\overline{\mathrm{NTT}}$ ) if a switch changes state. Any of the switch inputs can be prohibited from asserting an interrupt. The switch threshold levels are set to $50 \%$ of the voltage applied to BATREF. All switch inputs feature a common adjustable hysteresis, debounce time and wetting current. Two switch inputs (INO, IN1) are programmable to have direct outputs (DOO, DO1) useable for PWM or other timing based signals.
The MAX13036 features an SPI interface to monitor individual switch inputs and to configure interrupt masking, hysteresis and wetting current enable/disable, switch configuration (battery connected or ground connected), and scanning period.
The MAX13036 features three modes of operation: normal mode, scan mode, and shutdown mode. In normal mode, the part is fully functional and sensing resistors are connected to all switch inputs. In scan mode, the sensing resistors are connected for a finite duration to reduce power consumption. In shutdown mode, all switch inputs are high impedance to further reduce power consumption.

## $V_{L}$

$V_{L}$ is the power-supply input for the digital input/output buffers. The SPI interface ( $\overline{\mathrm{CS}}, \mathrm{CLK}, \mathrm{SDI}, \mathrm{SDO}$ ), and digital outputs (DOO, DO1) are referenced to the voltage on $\mathrm{V}_{\mathrm{L}}$. Connect $\mathrm{V}_{\mathrm{L}}$ to the system's +2.7 V to +5.5 V logiclevel supply. Bypass $\mathrm{V}_{\mathrm{L}}$ to ground with a $0.1 \mu \mathrm{~F}$ capacitor placed as close as possible to the device.

## BAT

BAT is the main power-supply input. Bypass BAT to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor placed as close as possible to BAT. In addition, bypass BAT with a $10 \mu \mathrm{~F}$ or greater capacitor. BAT can withstand DC voltages up to +42 V .

## Mechanical Switch Inputs (INO-IN7)

INO through IN7 are the inputs for remote mechanical switches. The status of each switch input is indicated by the SW0 through SW7 bits in the status register, and each switch input can be programmed to not assert an interrupt (INT) by writing to the P0 through P7 bits in the command register. All switch inputs are configured to assert an interrupt upon power-up.

The first four inputs (INO-IN3) are intended for groundconnected switches. The remaining four inputs (IN4-IN7) can be programmed in sets of two for either groundconnected or battery-connected switches by writing to the M0 and M1 bits (see Table 5). The default state after power-up is IN2-IN7 configured for ground-connected switches, and IN0/IN1 configured for direct inputs.
All switch inputs have internal $16 \mathrm{k} \Omega$ sense resistors to detect switch transitions. Inputs configured for groundconnected switches are pulled up to BAT and inputs configured for battery-connected switches are pulled down to GND. Figure 3 shows the switch input structure for INO and IN1. IN0 and IN1 can be programmed as direct inputs with level-shifted outputs (DO0 and DO1) by clearing the WEND bit in the command register (normal mode only). When programmed as direct inputs, IN0 and IN1 can be used for PWM or other signaling. Clearing the WEND bit disables the sense resistors and wetting currents on INO and IN1. When programmed as direct inputs, the status of IN0 and IN1 is not reflected in the status register, and interrupts are not allowed on these inputs.

## Switch Threshold Levels and Hysteresis (BATREF, HYST)

Input thresholds for the remote switches are $50 \%$ of the voltage applied to BATREF. The BATREF input is typically connected to the battery voltage before the


Figure 3. Input Structure of IN0 and IN1
reverse-battery protection diode. The MAX13036 features adjustable hysteresis on the switch inputs by connecting an external 0 to $900 \mathrm{k} \Omega$ resistor from HYST to ground (normal mode only). Short HYST to ground to obtain the maximum hysteresis of ( $0.5 \times \mathrm{V}_{\mathrm{BATREF}}$ ). The approximate formula for hysteresis is given below:

$$
\mathrm{V}_{\mathrm{HYST}}=\left[0.166+\frac{43}{\left(123+\left(\mathrm{R}_{\mathrm{HYST}(\mathrm{k} \Omega)}\right)\right.}\right]\left(\mathrm{V}_{\mathrm{BATREF}}\right)
$$

To reduce power consumption, the adjustable hysteresis can be disabled by setting [SC2:SC1:SC0 = 1:1:0] in the command register. When the adjustable hysteresis is disabled, the hysteresis is set to $0.166 \times V_{\text {BATREF }}$.

## Switch Debounce and Deglitch

The switch inputs INO-IN7 share a common programmable debounce timer to increase the noise immunity of the system in normal and scan mode. The switch debounce time is set by connecting a capacitor between the $t_{D E B}$ input and ground. The minimum value of this capacitor is 500 pF and the maximum value is 10 nF , corresponding to a debounce time of 5 ms to 100 ms respectively. To calculate other debounce times the following formula should be used:

$$
C(n F)=t_{D E B}(m s) / 10
$$

All switch input glitches of less than $20 \mu$ s in duration are automatically rejected by the MAX13036.

## Debounce in Normal Mode

When a change of state occurs at the switch input the debounce timer starts. If the new state is stable for at least $t_{D E B}$, the status register is updated and an interrupt is generated (if enabled). If the input returns to its previous state before the debounce time has elapsed, an interrupt is not generated and the status register is not updated.

## Debounce in Scan Mode

A change of state at the switch input causes the device to automatically enter normal mode and the debounce timing to start. The device remains in normal mode as long as the input state differs from the previous state. As soon as the debounce time ends, the status register is updated, an interrupt is generated, and the device re-enters scan mode. If the input returns to its previous state before the end of the debounce time, the device re-enters scan mode, an interrupt is not generated, and the status register is not updated.

## Wetting Current (WET)

The MAX13036 features adjustable wetting current to any closed switch to clean switch contacts that are exposed to adverse conditions. The wetting current is set by connecting a $30 \mathrm{k} \Omega$ to $330 \mathrm{k} \Omega$ resistor from WET to ground. A $30 \mathrm{k} \Omega$ resistor corresponds to a wetting current of 40 mA (typ) and a $330 \mathrm{k} \Omega$ resistor corresponds to a 7.5 mA (typ) wetting current. See the Typical Operating Characteristics section for the relationship between the wetting current and RWET.
The WEN and WEND bits in the command register enable and disable the wetting currents and the WTOFF bit allows the wetting current to be activated for a duration of 20 ms (typ) (see the Command Register section). Disabling wetting currents, or limiting the active wetting current time reduces power consumption. The default state upon power-up is all wetting currents disabled.
Wetting current is activated on closed switches just after the debounce time. The wetting current pulse starts after the debounce time. A wetting current pulse is provided to all closed switches when a valid input change is detected. Wetting current rise-and-fall times are controlled to enhance EMC performance. There is one wetting current timer for all switch inputs. Therefore, it is possible to observe wetting pulses longer than expected whenever two switches turn on in sequence and are spaced out less than tWET. In scan mode, the wetting current is enabled during the polling pulse only.
When using wetting currents, special care must be taken to avoid exceeding the maximum power dissipation of the MAX13036 (see the Applications Information section).

## Switch Outputs (DO0, DO1)

DO0 and DO1 are direct level-shifted outputs of the switch inputs IN0 and IN1 when the WEND bit of the command register is cleared and when operating in normal mode. When configured as direct inputs, the wetting currents and sensing resistors are disabled on INO and IN1. DO0 and DO1 are tri-stated when the WEND bit is set or when operating in scan mode.
When programmed as direct inputs, the status of INO and IN1 are not reflected in the status register and interrupts are not allowed on these inputs.

## Interrupt Output (INT)

$\overline{\mathrm{INT}}$ is an active-low, open-drain output that asserts when any of the switch inputs changes state, as long as the particular input is enabled for interrupts (set by clearing P7-P0 in the command register). A pullup resistor to $\mathrm{V}_{\mathrm{L}}$ is needed on $\overline{\mathrm{NT}}$. $\overline{\mathrm{INT}}$ is cleared when $\overline{\mathrm{CS}}$ is driven low for a read/write operation.

The $\overline{\mathrm{NT}}$ output will still assert when $\mathrm{V}_{\mathrm{L}}$ is absent provided that it is pulled up to a different supply voltage.

## Thermal Protection (OT)

The MAX13036 features thermal protection that prevents the device from being damaged by overheating. When the internal temperature of the device exceeds the thermalwarning threshold of $+170^{\circ} \mathrm{C}$ (typ), all wetting currents are disabled. The MAX13036 returns to normal operation after the internal temperature decreases below $+155^{\circ} \mathrm{C}$ (typ). The thermal shutdown does not activate below $+150^{\circ} \mathrm{C}$. The thermal-protection feature is disabled when WEN = 0 or when all inputs are open.
An open-drain, active-low output $(\overline{\mathrm{OT}})$ asserts low when the internal temperature of the device rises above the thermal-warning threshold. $\overline{\mathrm{OT}}$ is immediately cleared when the $\overline{\mathrm{CS}}$ input is driven low for write/read operations, regardless of whether the temperature is above the threshold or not. The overtemperature status of the MAX13036 can also be monitored by reading the OT bit in the status register. The OT bit is set when the internal temperature rises above the temperature threshold and is cleared when the temperature falls below the temperature hysteresis level. This allows a microprocessor ( $\mu \mathrm{P}$ ) to monitor the overtemperature status, even if the OT output has been cleared. See Figure 4 for an example timing diagram of the overtemperature alerts.
If desired, the $\overline{\mathrm{OT}}$ and $\overline{\mathrm{INT}}$ outputs can be connected to the same $\mu \mathrm{P}$ GPIO in a wired-OR configuration to save a $\mu \mathrm{P}$ pin. The $\overline{\mathrm{OT}}$ output still asserts when $\mathrm{V}_{\mathrm{L}}$ is absent provided that it is pulled up to a different supply voltage.

## Serial Peripheral Interface (CS, SDO, SDI, CLK)

The MAX13036 operates as a Serial Peripheral Interface (SPI) slave device. An SPI master accesses the MAX13036 by reading from a status register and writing to a command register. Both registers are 16 bits long and are accessed most significant bit (MSB) first.


Figure 4. Example Timing Diagram of the Overtemperature Alerts


Figure 5. SPI Read/Write Example

On the falling edge of $\overline{\mathrm{CS}}$, the status register is immediately loaded to an internal shift register and the contents are transferred out of the SDO output on the rising edge of CLK. Serial data on the SDI input is latched into the shift register on the falling edge of CLK. On the rising edge of $\overline{\mathrm{CS}}$, the contents of the shift register are copied to the command register (see Figure 5). The status and command registers are 16 bits wide, so it is essential to clock a total of 16 bits while $\overline{\overline{C S}}$ is low for the input and output data to be valid. When $\overline{\mathrm{CS}}$ is high, the SDO output is high-impedance and any transitions on CLK and SDI are ignored. The $\overline{\mathrm{INT}}$ and $\overline{\mathrm{OT}}$ flags are cleared on the $\overline{\mathrm{CS}}$ falling edge. Input status changes occurring during the $\overline{\mathrm{CS}}$ reading/writing operation are allowed. If a switch status changes when $\overline{\mathrm{CS}}$ is low, the interrupt is asserted as usual. This allows the part to be used even if $V_{L}$ is absent provided that the $\overline{\mathrm{INT}}$ output is pulled up to another supply voltage.

## Status Register

The status register contains the status of the switches connected to IN7 through INO and it also contains an overtemperature warning bit (see Table 1). The status register is accessed through an SPI-compatible master.

## Notes:

## Bits 15-8: Switch 7 Through 0 Status (SW7-SW0)

SW7 through SW0 reflect the status of the switches connected to inputs IN7 through IN0, respectively. Open switches are returned as a [0] and closed switches are returned as a [1].

## Bit 7: Overtemperature Warning (OT)

The OT bit returns a [1] when the internal temperature of the MAX13036 is above the temperature warning threshold of $+170^{\circ} \mathrm{C}$ (typ). The OT bit returns a [0] when the MAX13036 is either below the temperature threshold, or it has fallen below the temperature hysteresis level following an overtemperature event.

## Bits 6-0: Unused

Bits 6 through 0 are unused and should be ignored.

## Command Register

The command register is used to configure the MAX13036 for various modes of operation and is accessed by an SPI-compatible master (see Table 2). The power-on reset (POR) value of the command register is $0 \times 00$.

Table 1. Status Register

| BIT | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | SW 7 | SW 6 | SW 5 | SW 4 | SW 3 | SW 2 | SW 1 | SW 0 | OT | - | - | - | - | - | - | - |

## Table 2. Command Register

| BIT | $\mathbf{1 5}$ | $\mathbf{1 4}$ | $\mathbf{1 3}$ | $\mathbf{1 2}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ | $\mathbf{9}$ | $\mathbf{8}$ | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NAME | WTOFF | SC 2 | SC 1 | SC 0 | WEN | WEND | M 1 | M 0 | P 7 | P 6 | P 5 | P 4 | P 3 | P 2 | P 1 | P 0 |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Notes:

## Bit 15: Wetting Current Mode (WTOFF)

Set the WTOFF bit to configure the wetting currents as continuous-on closed switches. Clear the WTOFF bit to configure the wetting current as a pulse where the wetting current is turned on for a set duration of 20 ms after a switch closes (and the debounce is timed out). After 20 ms elapses, the wetting current is turned off. Either wetting current mode is only applicable to switches that have wetting currents enabled (see WEN and WEND bits). In scan mode, the wetting currents are on for the polling time of $250 \mu \mathrm{~s}$ (typ) and are pulsed at the programmed scanning period. When WTOFF is set, the wetting current continuously pulses at the programmed scanning period. When WTOFF is cleared, the wetting current pulses at the programmed scanning period, but turns off after 20 ms elapses.

## Bits 14, 13, 12: Scanning Period (SC2, SC1, SC0)

The SC2, SC1, and SC0 bits are used to program the scanning period as depicted in Table 3. Switch inputs are simultaneously polled for a finite duration of $250 \mu$ s (typ) and polling occurs at a period selected through the SC2, SC1, and SC0 inputs. Figure 6 shows a timing diagram of switch scanning and sampling. When the inputs are not being polled, the sense resistors are disconnected, reducing the current consumption caused from poll-

Table 3. Programmable Scanning Period

| SC2 | SC1 | SC0 | SCANNING PERIOD (ms) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 64 |
| 0 | 0 | 1 | 32 |
| 0 | 1 | 0 | 16 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 2 |
| 1 | 1 | 0 | Continuous / Adjustable <br> Hysteresis Off |
| 1 | 1 | 1 | Continuous |

ing closed switches. For a continuous scanning period ([SC2:SC1:SC0] = [1:1:1] or [1:1:0]), the switch inputs are constantly being monitored and the sense resistors are always connected. The state [SC2:SC1:SC0] = [1:1:0] also disables adjustable hysteresis (normally set by $R_{\text {HYST }}$ ) and fixes hysteresis at $0.166 \times V_{\text {BATREF }}$. When adjustable hysteresis is not needed, it is recommended to disable this feature to reduce power consumption.

## Bit 11: Global Wetting Current Enable (WEN)

The WEN bit is a global enable for the wetting currents on all the channels. Set the WEN bit to enable wetting currents on all channels and clear the WEN bit to disable wetting currents. Even with wetting currents globally enabled, the wetting currents and sense resistors on IN0 and IN1 can still be turned off with the WEND bit (see Table 4).

## Bit 10: IN0 and IN1 Wetting Current Enable (WEND)

The WEND bit is used to turn on wetting currents and sense resistors on inputs IN0 and IN1. Set the WEND bit to enable wetting currents on INO and IN1 and clear the WEND bit to turn off the wetting current and sense resistors on INO and IN1. When the wetting currents and sense resistors are disabled (WEND $=0$ ), INO and IN1 are configured as direct inputs with level-shifted outputs on DOO and D01. DO0 and DO1 can only be used as level-shifted outputs in normal mode and are three-stated in scan mode (see the Scan Mode section). Note that both the WEN and WEND bits need to be set


Figure 6. Switch Sampling in Scan Mode

Table 4. Truth Table for WEN and WEND

| WEN | WEND | WETTING CURRENT (IN0, IN1) | 16k $\Omega$ SENSE RESISTOR (INO, IN1) | WETTING CURRENT (IN2-IN7) | 16k $\Omega$ SENSE RESISTOR (IN2-IN7) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Off | Off | Off | On |
| 0 | 1 | Off | On | Off | On |
| 1 | 0 | Off | Off | On | On |
| 1 | 1 | On | On | On | On |

Table 5. Switch Configuration Controlled by M1 and M0

| M1 | M0 | IN7 AND IN6 SWITCH <br> CONFIGURATION | IN5 AND IN4 SWITCH <br> CONFIGURATION | IN3-IN0 SWITCH <br> CONFIGURATION |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Ground | Ground | Ground |
| 0 | 1 | Ground | Battery | Ground |
| 1 | 0 | Battery | Ground | Ground |
| 1 | 1 | Battery | Battery | Ground |

for wetting currents to be enabled on INO and IN1 (see Table 4). The DO0 and DO1 outputs are three-stated when WEND $=1$. When programmed as direct inputs (WEND = 0), any input changes on IN0 and IN1 are not reflected by the status register.

## Bits 9 and 8: Switch Configuration for IN7-IN4 (M1, M0)

The M1 and M0 bits set the switch configuration in groups of two for IN7 through IN4 (see Table 5). Set M1 to configure IN7 and IN6 for battery-connected switches and clear M1 for ground-connected switches. Set M0 to configure IN5 and IN4 for battery-connected switches and clear MO for ground-connected switches.

## Bits 7-0: Interrupt Enable for IN7-IN0 (P7-P0)

The P7 through P0 bits allow independent control of whether inputs IN7 through INO generate an interrupt (INT). Set any bit to disable interrupts on the corresponding input and clear the bit to enable interrupts on the corresponding channel. An interrupt is asserted when any input configured for interrupts changes state. INO and IN1 do not generate an interrupt when configured as direct inputs (WEND $=0$ ).

## Operating Modes

The MAX13036 features three modes of operation: normal mode, scan mode, and shutdown mode. Normal mode is entered when the scanning period bits in the command register are configured for continuous scanning ([SC2:SC1:SC0] = [1:1:1] or [1:1:0]). Scan mode is entered when the scanning period bits are set for a periodic scanning time, as shown in Table 3. Shutdown mode is entered by driving the shutdown input ( $\overline{\mathrm{SD}}$ ) low. The default mode after power-up is scan mode (when $\overline{\mathrm{SD}}=$ high) with a scan period of 64 ms .

## Normal Mode (Continuous Scanning)

In normal mode, the input sense resistors are always connected to the switch inputs to detect any input status change (except INO and IN1 when WEND = [0]). Wetting currents are enabled according to the WEN, WEND and WTOFF bits in the command register. If adjustable hystresis is not required, this feature can be disabled to
reduce power consumption (see the Typical Operating Characteristics) by setting the scanning period bits in the command register to ([SC2:SC1:SC0] $=[1: 1: 0]$ ). The hysteresis is set to $0.166 \times V_{\text {BATREF }}$ when adjustable hysteresis is disabled.

## Scan Mode

In scan mode, each sense resistor is connected for a finite duration of $250 \mu \mathrm{~s}$ (typ) and is repeated at a period according to the scanning period bits SC2, SC1, and SC0 (see Table 3). All input resistors are connected simultaneously and the inputs are polled at the same time. Scan mode reduces the current consumption from BAT to $17 \mu \mathrm{~A}$ (typ) when all external switches are open and the scanning period is 64 ms . Wetting currents (if enabled) are applied to closed switches during the polling time of $250 \mu \mathrm{~s}$ (typ) and are pulsed at the programmed scanning period. When WTOFF is set, the wetting current continuously pulses at the programmed scanning period. When WTOFF is cleared, the wetting current pulses at the programmed scanning period, but turns off after 20 ms elapses. Inputs INO and IN1 cannot be used as direct inputs (WEND $=0$ ) in scan mode. When configured as direct inputs in scan mode, the outputs DO0 and DO1 are high impedance. The quiescent current for a given scan mode can be calculated by the following formula:

$$
\mathrm{I}_{\mathrm{BAT}}(\mu \mathrm{~A})=16 \times\left(1+\frac{1}{\mathrm{t}_{\mathrm{SCAN} \_\mathrm{P}(\mathrm{~ms})}}\right)
$$

Where $\overline{\mathrm{SD}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{BAT}}$ is the BAT current expressed in microamps and tSCAN_P is the scanning period expressed in miliseconds.

## Shutdown Mode

In shutdown mode, all switch inputs are high impedance and the external switches are no longer monitored, reducing current consumption on BAT to $2 \mu \mathrm{~A}$ (typ). The MAX13036 resets upon entering shutdown mode and the contents of the command register are lost. Exit shutdown mode by bringing the voltage on $\overline{\mathrm{SD}}$ above +2.4 V . The $\overline{\mathrm{SD}}$ input is compatible with voltages up to $\mathrm{V}_{\mathrm{BAT}}$. The MAX13036 takes 200 $\mu \mathrm{s}$ (typ) to exit shutdown, at which
point the command register is restored to its power-up default ( $0 \times 00$ ) and the MAX13036 enters scan mode. Note that $\overline{S D}$ is compatible with both $V_{L}$ and BAT voltage levels. Having SD compatible to $V_{\text {BAT }}$ allows the MAX13036 to retain the settings in the command register as well as input monitoring even when $V_{L}$ is missing, provided that $\overline{S D}=\mathrm{V}_{\mathrm{BAT}}$. To reduce current consumption, connect $\overline{\mathrm{SD}}$ to BAT through a $470 \mathrm{k} \Omega$ resistor. Having $\overline{\mathrm{SD}}$ compatible with $V_{L}$ has the advantage of reducing input leakage current into $\overline{\mathrm{SD}}$ when $\overline{\mathrm{SD}}=\mathrm{V}_{\mathrm{L}}$.

## Applications Information

## Reverse-Battery Tolerance

The BATREF and INO-IN7 inputs withstand voltages down to -45 V without damage so that reverse battery is not an issue. The BAT pin should be protected with a reverse-battery diode, as shown in the Typical Application Circuit. The shutdown input ( $\overline{\mathrm{SD}}$ ) can be controlled from a battery-level source but should be protected against reverse battery in the application.

## Wetting Currents and Power Dissipation

It is important to consider the effects of wetting currents on the power dissipated by the MAX13036. For example, assume all inputs are configured for a continuous wetting current of 25 mA , all external switches have an onresistance of $1 \Omega$ and the battery voltage is 16 V . If all switches are simultaneously closed, the corresponding power dissipated by the MAX13036 is (16V - ( $25 \mathrm{~mA} x$ $1 \Omega)) \times 25 \mathrm{~mA} \times 8=3.12 \mathrm{~W}$; this is higher than the absolute maximum power dissipation of 2759 mW at $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$.

## ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The IN7-INO inputs have extra protection against static electricity. Maxim's engineers have developed state-ofthe- art structures to protect these pins against ESD of $\pm 8 \mathrm{kV}$ without damage.

## Human Body Model

The MAX13036 IN7-IN0 pins are characterized for $\pm 8 \mathrm{kV}$ ESD protection using the Human Body Model. Figure 7a shows the Human Body Model and Figure 7b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor.


Figure 7a. Human Body ESD Test Model


Figure 7b. Human Body Model Current Waveform

## Typical Application Circuit



Chip Information
PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE e <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 28 TQFN-EP | T2855+8 | $\underline{21-0140}$ | $\underline{90-0028}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $4 / 07$ | Initial release | - |
| 1 | $5 / 14$ | No $/ V$ OPNs in Ordering Information; removed automotive references in <br> data sheet title, General Description, Detailed Description, and Applications <br> Information sections; added Package Information and Revision History tables | $1-19$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Interface - Specialised category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
CY7C910-51LMB MEC1632-AUE RKSAS4 HMC677G32 LPC47N207-JV FTP-637DSL633R SM712GX04LF04-BA MCW1001A-I/SS HOA6241-001 SC74HC4066ADTR2G NCN5120MNTWG NCN5150DR2G NCN8025MTTBG C100N50Z4A DG407AK/883B SRT2ATT01 TDA8035HN/C1/S1J LTC1694CS5\#TRMPBF DS90UB947TRGCRQ1 SP510ECF-L NCS2300MUTAG ADG1404YCPZ-REEL HMC677LP5E HMC677LP5ETR LTC1756EGN\#PBF LTC1955EUH\#PBF LT3669EUFD-2\#PBF LTC6820HMS\#3ZZTRPBF MXL1543BCAI MAX3170CAI+ XL1192D CP82C59AZ KTU1109EFAA-TR CH368L CH7307C-DEF LTC1694-1IS5\#TRMPBF LTC1694CS5\#TRPBF LTC1694IS5\#TRM 73S8024RN-20IMF 73S8024RN-IL/F DS2413P+ DS2413P+T\&R DS28E17Q+ DS8113-RNG+ MAX13174ECAG+ MAX216CWN+ MAX3172CAI+ AS8222-HSSM MAX6618AUB+ MAX6817MUT+T

