

# **Low-Power Dual-Channel Logic-Level Translator**

### **General Description**

The MAX14595 is a dual-channel, bidirectional logic-level translator designed specifically for low power consumption making it suitable for portable and battery-powered equipment. Externally applied voltages,  $V_{CC}$  and  $V_{L}$ , set the logic levels on either side of the device. A logic signal present on the  $V_{L}$  side of the device appears as the same logic signal on the  $V_{CC}$  side of the device, and vice-versa.

The device is optimized for the I<sup>2</sup>C bus as well as the management data input/output (MDIO) bus where often high-speed, open-drain operation is required. When  $\overline{\text{TS}}$  is high, the device allows the pullup to be connected to the I/O port that has the power. This allows continuous I<sup>2</sup>C operation on the powered side without any disruption while the level translation function is off.

The part is specified over the extended -40°C to +85°C temperature range, and is available in 8-bump WLP and 8-pin TDFN packages.

## **Applications**

Portable and Battery-Powered Electronics Devices with I<sup>2</sup>C Communication Devices with MDIO Communication General Logic-Level Translation

### **Benefits and Features**


- **♦ Meets Industry Standards** 

  - ♦ MDIO Open Drain Above 4MHz\*
- **♦ Allows Greater Design Flexibility** 
  - ♦ Down to 0.9V Operation on V<sub>L</sub> Side
  - → Supports Above 8MHz Push-Pull Operation
- **♦ Ultra-Low Power Consumption** 
  - **♦ 7μA V<sub>CC</sub> Supply Current**
  - ♦ 3µA V<sub>L</sub> Supply Current
- Provides High Level of Integration
  - Pullup Resistor Enabled with One Side Power Supply when TS Is High
  - ♦ 12kΩ (max) Internal Pullup
  - $\diamond$  Low Transmission Gate R<sub>ON</sub>: 17 $\Omega$  (max)
- **♦** Saves Space
  - ♦ 8-Bump, 0.4mm Pitch, 0.8mm x 1.6mm WLP Package
  - ♦ 8-Pin, 2mm x 2mm TDFN Package

Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part, refer to <a href="https://www.maximintegrated.com/MAX14595.related">www.maximintegrated.com/MAX14595.related</a>.

### **Typical Operating Circuit**



<sup>\*</sup>Requires external pullups.

#### **ABSOLUTE MAXIMUM RATINGS**

Voltages referenced to GND.	TS Maximum Continuous Current at +110°C70mA
$V_{CC}$ , $V_L$ , $\overline{TS}$ 0.5V to +6V	Continuous Power Dissipation ( $T_A = +70$ °C)
IOVCC1, IOVCC20.5V to +(V <sub>CC</sub> + 0.5V)	TDFN (derate 6.2mW/°C above +70°C)496mW
IOVL1, IOVL20.5V to +(V <sub>L</sub> + 0.5V)	WLP (derate 11.8mW/°C above +70°C)944mW
Short-Circuit Duration IOVCC1, IOVCC2,	Operating Temperature Range40°C to +85°C
IOVL1, IOVL2 to GNDContinuous	Storage Temperature Range65°C to +150°C
V <sub>CC</sub> , IOVCC_ Maximum Continuous Current at +110°C100mA	Lead Temperature (TDFN only, soldering, 10s)+300°C
V <sub>L</sub> IOVL_ Maximum Continuous Current at +110°C40mA	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **PACKAGE THERMAL CHARACTERISTICS (Note 1)**

TDFN	WLP
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )162°C/W	Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )85°C/W
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> )20°C/W	

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +1.65 \text{V to } +5.5 \text{V}, V_L = +0.9 \text{V to min}(V_{CC} + 0.3 \text{V}, +3.6 \text{V}), T_A = -40 ^{\circ}\text{C}$  to  $+85 ^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $V_{CC} = +3 \text{V}, V_L = +1.2 \text{V}$ , and  $T_A = +25 ^{\circ}\text{C}$ .) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER SUPPLY							
Dawar Cumply Danga	VL		0.9		5.5	V	
Power Supply Range	V <sub>CC</sub>		1.65		5.5	]	
V <sub>CC</sub> Supply Current	Icc	$IOVCC_{-} = V_{CC}, IOVL_{-} = V_{L}, \overline{TS} = V_{CC}$		7	15	μΑ	
V <sub>L</sub> Supply Current	ΙL	$IOVCC_{-} = V_{CC}$ , $IOVL_{-} = V_{L}$ , $\overline{TS} = V_{CC}$		3	6	μΑ	
V Chutdown Cumply Current	1	TS = GND		0.4	1	μA	
V <sub>CC</sub> Shutdown Supply Current	ICC-SHDN	$\overline{TS} = V_{CC}, V_L = GND, IOVCC_ = unconnected$		0.4	1		
V <sub>L</sub> Shutdown Supply Current	I <sub>L-SHDN</sub>	TS = GND		0.1	1	μΑ	
		$\overline{\overline{TS}} = V_L, V_{CC} = GND, IOVL_ = unconnected$		0.1	1		
IOVCC_, IOVL_ Three-State Leakage Current	I <sub>LEAK</sub>	$T_A = +25^{\circ}C, \overline{TS} = GND$		0.1	1	μΑ	
TS Input Leakage Current	I <sub>LEAK_TS</sub>	T <sub>A</sub> = +25°C			1	μΑ	
V <sub>CC</sub> Shutdown Threshold	V <sub>TH_VCC</sub>	$\overline{TS} = V_L, V_{CC}$ falling		0.8	1.35	V	
V <sub>L</sub> Shutdown Threshold	V <sub>TH_VL</sub>	$\overline{TS} = V_{CC}, V_L \text{ falling}, V_{L=0.9V}$	0.25	0.6	0.86	V	
V <sub>L</sub> Above V <sub>CC</sub> Shutdown Threshold	V <sub>TH_VL-VCC</sub>	V <sub>L</sub> rising above V <sub>CC</sub> , V <sub>CC</sub> = +1.65V	0.4	0.73	1.1	V	
IOVL_Pullup Resistor	R <sub>VL_PU</sub>	Inferred from V <sub>OHL</sub> measurements	3	7.6	12	kΩ	
IOVCC_Pullup Resistor	R <sub>VCC_PU</sub>	Inferred from V <sub>OHC</sub> measurements	3	7.6	12	kΩ	
IOVL_ to IOVCC_ DC Resistance	R <sub>IOVL-IOVCC</sub>	Inferred from V <sub>OLX</sub> measurements		6	17	Ω	

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC}=+1.65 V \text{ to } +5.5 V, V_L=+0.9 V \text{ to } min(V_{CC}+0.3 V, +3.6 V), T_A=-40 ^{\circ}C \text{ to } +85 ^{\circ}C, unless \text{ otherwise noted.}$  Typical values are at  $V_{CC}=+3 V, V_L=+1.2 V,$  and  $T_A=+25 ^{\circ}C.)$  (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LOGIC LEVELS						
IOVL_ Input-Voltage High	V <sub>IHL</sub>	IOVL_ rising, $V_L = +0.9V$ , $V_{CC} = +1.65V$ (Note 4)	V <sub>L</sub> - 0.2			V
IOVL_ Input-Voltage Low	V <sub>ILL</sub>	IOVL_ falling, V <sub>L</sub> = +0.9V, V <sub>CC</sub> = +1.65V (Note 4)			0.15	V
IOVCC_ Input-Voltage High	V <sub>IHC</sub>	IOVCC_ rising, $V_L = +0.9V$ , $V_{CC} = +1.65V$ (Note 4)	V <sub>CC</sub> - 0.4			V
IOVCC_ Input-Voltage Low	V <sub>ILC</sub>	$ OVCC_falling, V_L = +0.9V, V_{CC} = +1.65V$ (Note 4)			0.2	V
TS Input-Voltage High	V <sub>IH</sub>	$\overline{\text{TS}}$ rising, $V_L = +0.9V$ or $+3.6V$ , $V_{CC} > V_L$	V <sub>L</sub> - 0.15			V
TS Input-Voltage Low	V <sub>IL</sub>	$\overline{TS}$ falling, $V_L = +0.9V$ or $+3.6V$ , $V_{CC} > V_L$			0.2	V
IOVL_ Output-Voltage High	V <sub>OHL</sub>	IOVL_ source current 20 $\mu$ A, $V_{IOVCC}$ = $V_L$ to $V_{CC}$ ( $V_{CC} \ge V_L$ )	0.7 x V <sub>L</sub>			V
IOVL_ Output-Voltage Low	V <sub>OLL</sub>	IOVL_ sink current 5mA, V <sub>IOVCC</sub> _ ≤ 0.05V			0.2	V
IOVCC_ Output-Voltage High	V <sub>OHC</sub>	IOVCC_ source current 20μA, V <sub>IOVL</sub> _ = V <sub>L</sub>	0.7 x V <sub>CC</sub>			V
IOVCC_ Output-Voltage Low	V <sub>OLC</sub>	IOVCC_ sink current 5mA, V <sub>IOVL</sub> _ ≤ 0.05V			0.25	V
RISE/FALL TIME ACCELERAT	OR STAGE					
Accelerator Pulse Duration		$V_L = +0.9V, V_{CC} = +1.65V$	9	22	48	ns
IOVL_ Output Accelerator		$V_L = +0.9V$ , $IOVL_ = GND$ , $V_{CC} = +1.65V$		26		Ω
Source Impedance		$V_L = +3.3V$ , $IOVL_ = GND$ , $V_{CC} = +5V$		6.8		] 12
IOVCC_ Output Accelerator		V <sub>CC</sub> = +1.65V, IOVCC_ = GND		26		Ω
Source Impedance		V <sub>CC</sub> = +5V, IOVCC_ = GND		6.5		] 12
THERMAL PROTECTION						
Thermal Shutdown	T <sub>SHDN</sub>			+150		°C
Thermal Hysteresis	T <sub>HYST</sub>			10		°C

#### TIMING CHARACTERISTICS

 $(V_{CC} = +1.65 \text{V to } +5.5 \text{V}, V_L = +0.9 \text{V to } +3.6 \text{V}, V_{CC} \ge V_L, \overline{\text{TS}} = V_L, C_{VCC} = 1 \mu \text{F}, C_{VL} = 0.1 \mu \text{F}, C_{IOVL} \le 100 \mu \text{F}, C_{IOVCC} \le 100 \mu \text{F}, C_{IOVCC} \le 100 \mu \text{F}, C_{IOVC} \le 100 \mu \text$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Turn-On Time for Q1	t <sub>ON</sub>	$V_{\overline{1S}} = 0V$ to $V_L$ (see the	Block Diagram)		160	400	μs
JOVES DI T		Push-pull driving, $V_L = +1.2V$ , $V_{CC} = +3$ (Figure 1)			8	22	
IOVCC_ Rise Time	<sup>t</sup> RCC	Open-drain driving, V <sub>L</sub> = (Figure 2)	Open-drain driving, $V_L = +1.2V$ , $V_{CC} = +3V$ (Figure 2)		11		ns
IOVCC_ Fall Time	troo	Push-pull driving, $V_L = -$ (Figure 1)	+1.2V, V <sub>CC</sub> = +3V		5	15	
IOVCC_ Fail Tillie	t <sub>FCC</sub>	Open-drain driving, $V_L = +1.2V$ , $V_{CC} = +3V$ (Figure 2)			6		ns
IOVL_ Rise Time	to	Push-pull driving, $V_L = -\frac{1}{2}$ (Figure 3)	+1.2V, V <sub>CC</sub> = +3V	4 13		- ns	
	t <sub>RL</sub>	Open-drain driving, $V_L = +1.2V$ , $V_{CC} = +3V$ (Figure 4)			16	115	115
1014 5 4 7		Push-pull driving, $V_L = -1$ (Figure 3)	+1.2V, V <sub>CC</sub> = +3V		2.8	12	
IOVL_ Fall Time	t <sub>FL</sub>	Open-drain driving, $V_L = +1.2V$ , $V_{CC} = +3V$ (Figure 4)			3.3		ns
Propagation Delay	Push-pull driving, Rising			7.6	19		
(Driving IOVL_)	t <sub>PD_LCC</sub>	$V_L = +1.2V, V_{CC} = +3V$ (Figure 1)	Falling		3	9	ns
Propagation Delay .		Push-pull driving,	Rising		3	5	200
(Driving IOVCC_)	tPD_CCL	$V_L = +1.2V, V_{CC} = +3V$ (Figure 3)	Falling		1.5	7	ns
Channel-to-Channel Skew	tskew	Input rise time/fall time < 6ns				1.5	ns
Maximum Data Rate		Push-pull operation		8			- MHz
ινιαλιπιμπ ματα πατε		Open-drain operation (Note 6)		4			IVII IZ

Note 2: All devices are 100% production tested at  $T_A = +25$ °C. Limits over the operating temperature range are guaranteed by design and not production tested.

Note 3: V<sub>L</sub> must be less than or equal to V<sub>CC</sub> during normal operation. However, V<sub>L</sub> can be greater than V<sub>CC</sub> during startup and shutdown conditions.

Note 4:  $V_{IHL}$ ,  $V_{ILL}$ ,  $V_{IHC}$ , and  $V_{ILC}$  are intended to define the range where the accelerator triggers.

Note 5: Guaranteed by design.

Note 6: External pullup resistors are required.

# **Low-Power Dual-Channel Logic-Level Translator**




Figure 1. Push-Pull Driving IOVL\_




Figure 2. Open-Drain Driving IOVL\_




Figure 3. Push-Pull Driving IOVCC\_





Figure 4. Open-Drain Driving IOVCC\_

CAPACITIVE LOAD (pF)

# Low-Power Dual-Channel Logic-Level Translator

### **Typical Operating Characteristics**

 $(V_{CC} = +3V, V_{L} = +1.5V, R_{L} = 1M\Omega, C_{L} = 15pF$ , push-pull driving data rate = 8Mbps,  $T_{A} = +25^{\circ}C$ , unless otherwise noted.)




Maxim Integrated 6


CAPACITIVE LOAD (pF)


CAPACITIVE LOAD (pF)

## **Typical Operating Characteristics (continued)**


 $(V_{CC} = +3V, V_{L} = +1.5V, R_{L} = 1M\Omega, C_{L} = 15pF$ , push-pull driving data rate = 8Mbps,  $T_{A} = +25^{\circ}C$ , unless otherwise noted.)









RIOVL-IOVCC VS. VL 9 8 7 6 RIOVL-10VCC (\O)  $V_{CC} = 1.65V$ 5  $V_{CC} = 3.3V$  $V_{CC} = 5.5V$ 4 3 2  $V_{IOVL} = 0.05V$ 1  $I_{10VCC} = 3.3 \text{mA}$ 0 3 V<sub>L</sub> (V)






RAIL-TO-RAIL DRIVING (OPEN-DRAIN DRIVING ONE IOVL\_)  $\begin{array}{l} (V_L=+1.5V,\ V_{CC}=+3.3V,\ C_L=100pF,\ R_L=50\Omega,\\ R_S=50\Omega,\ PULLUP\ ON\ IOVL\_/IOVCC\_=1k\Omega) \end{array}$ 




EXITING SHUTDOWN MODE  $\begin{aligned} &(V_L=1.2V,\ V_{CC}=3.0V,\ IOVCC\_=0V,\\ &C_L=100pF,\ R_{PU}\ \ v_L=50\Omega) \end{aligned}$ 



# **Low-Power Dual-Channel Logic-Level Translator**


# **Pin Configurations**



# **Pin Description**

BUM	P/PIN	NAME	FUNCTION	
WLP	TDFN	NAME	FUNCTION	
A1	A1 1 V <sub>L</sub>		Logic Supply Voltage, +0.9V to min( $V_{CC}$ + 0.3V, +3.6V). Bypass $V_L$ to GND with a 0.1 $\mu$ F ceramic capacitor as close as possible to the device.	
A2	2	IOVL2	Input/Output 2. Reference to V <sub>L</sub> .	
А3	3	IOVL1	Input/Output 1. Reference to V <sub>L</sub> .	
A4	4	TS	Active Low Three-State Input. Drive $\overline{\text{TS}}$ low to place the device in shutdown mode with high-impedance output and internal pullup resistors disconnected. Drive $\overline{\text{TS}}$ high for normal operation.	
B1	B1 8 V <sub>CC</sub>		Power-Supply Voltage, +1.65V to +5.5V. Bypass $V_{CC}$ to GND with a 1 $\mu$ F ceramic capacitor as close as possible to the device.	
B2	7	IOVCC2	Input/Output 2. Reference to V <sub>CC</sub> .	
В3	6	IOVCC1	Input/Output 1. Reference to V <sub>CC</sub> .	
B4	5	GND	Ground	

### **Block Diagram**



## **Detailed Description**

The MAX14595 is a dual-channel, bidirectional level translator. The device translates low voltage down to +0.9V on the  $V_L$  side to high voltage on the  $V_{CC}$  side and vice-versa. The device is optimized for open-drain and high-speed operation, such as I<sup>2</sup>C bus and MDIO bus.

The device has low on-resistance (17 $\Omega$  max), which is important for high-speed, open-drain operation. The device also features internal pullup resistors that are active when the corresponding power is on and  $\overline{\text{TS}}$  is high.

#### **Level Translation**

For proper operation, ensure that +1.65V  $\leq$  V<sub>CC</sub>  $\leq$  +5.5V, and +0.9V  $\leq$  V<sub>L</sub>  $\leq$  V<sub>CC</sub>. When power is supplied to V<sub>L</sub> while V<sub>CC</sub> is less than V<sub>L</sub>, the device automatically disables logic-level translation function. Also, the device enters shutdown mode when  $\overline{\text{TS}}$  = GND.

#### **High-Speed Operation**

The device meets the requirements of high-speed I<sup>2</sup>C and MDIO open-drain operation. The maximum data rate is at least 4MHz for open-drain operation with the total bus capacitance equal to or less than 100pF.

#### Three-State Input $\overline{TS}$

The device features a three-state input that can put the device into high-impedance mode. When  $\overline{\text{TS}}$  is low, IOVCC\_ and IOVL\_ are all high impedance and the internal pullup resistors are disconnected. When  $\overline{\text{TS}}$  is high, the internal pullup resistors are connected when the corresponding power is in regulation, and the resistors are disconnected at the side that has no power on. In many portable applications, one supply is turned off but the other side is still operating and requires the pullup resistors to be present. This feature eliminates the need for external pullup resistors. The level translation function is off until both power supplies are in range.

#### **Thermal-Shutdown Protection**

The device features thermal-shutdown protection to protect the part from overheating. The device enters thermal shutdown when the junction temperature exceeds +150°C (typ), and the device is back to normal operation again after the temperature drops by approximately 10°C (typ). When the device is in thermal shutdown, the level translator is disabled.

# Low-Power Dual-Channel Logic-Level Translator

### **Ordering Information**

PART	TOP MARK	PIN-PACKAGE
MAX14595ETA+T	BNT	8 TDFN
MAX14595EWA+T	AAE	8 WLP

**Note:** All devices are specified over -40°C to +85°C operating temperature range.

## **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/package">www.maximintegrated.com/package</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 TDFN	T822CN+1	21-0487	90-0349
8 WLP	W80A1+1	<u>21-0555</u>	Refer to Application Note 1891

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

# **Low-Power Dual-Channel Logic-Level Translator**

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/11	Initial release	_



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Translation - Voltage Levels category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

NLSX4373DMR2G NLSX5012MUTAG NLSX0102FCT2G NLSX4302EBMUTCG PCA9306FMUTAG MC100EPT622MNG
NLSX5011MUTCG NLV9306USG NLVSX4014MUTAG NLSV4T3144MUTAG NLVSX4373MUTAG MAX3371ELT+T
NLSX3013BFCT1G NLV7WBD3125USG NLSX3012DMR2G 74AVCH1T45FZ4-7 NLVSV1T244MUTBG 74AVC1T45GS-Q100H
CLVC16T245MDGGREP MC10H124FNG CAVCB164245MDGGREP CD40109BPWR MC10H350FNG MC10H125FNG
MC100EPT21MNR4G MC100EP91DWG NLSV2T244MUTAG NLSX3013FCT1G NLSX5011AMX1TCG PCA9306USG
SN74GTL1655DGGR SN74AVCA406LZQSR NLSX4014DTR2G NLSX3018DTR2G LTC1045CN#PBF SY100EL92ZG
74AXP1T34GMH 74AXP1T34GNH LSF0204DPWR PI4ULS3V204LE ADG3245BRUZ-REEL7 ADG3123BRUZ ADG3245BRUZ
ADG3246BCPZ ADG3308BCPZ-REEL ADG3233BRJZ-REEL7 ADG3233BRMZ ADG3242BRJZ-REEL7 ADG3243BRJZ-REEL7
ADG3245BCPZ