## General Description

The MAX14662 is a serially controlled $8 \times$ SPST switch for general purpose signal switching applications. The number of switches makes the device useful in a wide variety of applications while serial control maximizes flexibility with minimal pins. This part features Beyond-The-Rails ${ }^{\text {TM }}$ capability so that $\pm 5.5 \mathrm{~V}$ signals can be passed with any single supply between +1.6 V and +5.5 V .
The serial control is selectable between $I^{2} \mathrm{C}$ and SPI. Both modes provide individual control of each independent switch so that any combination of switches can be applied. $I^{2} \mathrm{C}$ mode provides two address select pins allowing for addressing up to four devices on a single bus. The SPI mode includes a DOUT pin that can be used to chain multiple devices together with a single select signal.
The MAX14662 is available in a 28 -pin ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) TQFN package and is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range. The $A$ _ and $B$ _ pins provide $\pm 15 \mathrm{kV}$ Human Body Model (HBM) ESD protection.

## Applications

- Audio Switching/Multiplexing
- Port Protection
- Power Management


## Features and Benefits

- $8 \times$ SPST Switch
- Serial Control
- ${ }^{2} \mathrm{C}$ with Two Address-Select Pins
- SPI with DOUT for Daisy Chain
- Independent Control of Each Switch
- Beyond-the-Rails
- $\pm 5.5 \mathrm{~V}$ Signal Range Independent of Supply Voltage
- Low Distortion Switching
- Total Harmonic Distortion + Noise 0.001\% (typ)
- RoN Flatness $0.5 \mathrm{~m} \Omega$ (typ) Across Complete Signal Range
- Wide Supply Range
- +1.6 V to +5.5 V Single Supply
- $0.425 \Omega$ RON (typ)
- Compact Package
- $4 \mathrm{~mm} \times 4 \mathrm{~mm}, 28-\mathrm{Pin}$ TQFN
- $\pm 15 \mathrm{kV}$ HBM ESD Protection on all $A_{\text {_ }}$ and B_Pins

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX14662.related.

Ordering Information appears at end of data sheet.


## Package Thermal Characteristics (Note 1)

Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ ) TQFN. $\qquad$ $3^{\circ} \mathrm{C} / \mathrm{W}$

| Continuous Power Dissipation |  |
| :---: | :---: |
| 28 TQFN (derate $28.6 \mathrm{~mW} / /^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) | 2285.7 mW |
| Operating Temperature Range............................. $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Maximum Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range. | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow) | $+260^{\circ} \mathrm{C}$ |

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| Power-Supply Range | $\mathrm{V}_{\mathrm{CC}}$ |  | 1.6 |  | 5.5 | V |
| Power-Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{R}_{\mathrm{A}}=\mathrm{R}_{\mathrm{B}}=50 \Omega, \\ & \mathrm{~V}_{\mathrm{CC}}=+3.3 \mathrm{~V} \pm 0.1 \mathrm{~V}, \mathrm{f}=10 \mathrm{kHz} \end{aligned}$ |  | 80 |  | dB |
| $\mathrm{V}_{\text {CC }}$ Supply Current | $I_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$, all switches on |  | 300 | 525 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$, 2 switches on |  | 150 | 250 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \overline{\mathrm{SD}}=0$ |  | 0.01 | 1 |  |
| ANALOG SWITCH |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\mathrm{A}_{-}}, \mathrm{V}_{\mathrm{B}_{-}}$ |  | -5.5 |  | +5.5 | V |
| On-Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{CC}}>+1.8 \mathrm{~V}$ |  | 0.425 | 1 | $\Omega$ |
| On-Resistance Match between Channels | $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ |  | 0.02 |  | $\Omega$ |
| On-Resistance Flatness | RFLAT | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{B}_{-}}=10 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{B}_{-}}=-5.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V} \end{aligned}$ |  | 0.005 |  | $\Omega$ |
| A_, B_ Off-Leakage Current | IOFF | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \text {, switch open, } \\ & \mathrm{V}_{\mathrm{A}}=-5.5 \mathrm{~V},+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=+5.5 \mathrm{~V},-5.5 \mathrm{~V} \text {, } \\ & \text { unconnected. See Figure 1. (Note } 3) \end{aligned}$ | -50 |  | +50 | nA |
| A_, B_On-Leakage Current | ION | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, switch closed, <br> $\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\mathrm{B}_{-}}= \pm 5.5 \mathrm{~V}$ See Figure 1. (Note 3) | -125 |  | +125 | nA |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMACE |  |  |  |  |  |  |
| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{A}_{-}} \text {or } \mathrm{V}_{\mathrm{B}_{-}}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF},$ open A_\& B_ together, see Figure 2. |  | 5.5 |  | $\mu \mathrm{s}$ |
| Break-Before-Make Time | $\mathrm{t}_{\text {BBM }}$ | $\begin{aligned} & V_{A-} \text { or } V_{B_{-}}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF} \text {, } \\ & \text { see Figure 2. (Note 4) } \end{aligned}$ | 0 |  |  | $\mu \mathrm{s}$ |
| Turn-On Time | ${ }^{\text {ton }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}-} \text { or } \mathrm{V}_{\mathrm{B}-}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega \text {, } \\ & \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF} \text {, see Figure } 2 . \end{aligned}$ |  |  | 35 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=1.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}} \text { or } \mathrm{V}_{\mathrm{B}-}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=33 \mathrm{pF} \text {, see Figure } 2 . \end{aligned}$ |  |  | 60 | $\mu \mathrm{s}$ |
| Enable Time | $t_{\text {EN }}$ | Time from when $\overline{\mathrm{SD}}$ pin goes high to when the device is ready to listen for ${ }^{12} \mathrm{C} / \mathrm{SPI}$ comunications |  |  | 300 | $\mu \mathrm{s}$ |
| -3dB Bandwidth | BW | $R_{S}=R_{L}=50 \Omega, V_{B_{-}}=0.60 V_{P-P} .$ <br> See Figure 3. |  | 400 |  | MHz |
| Total Harmonic Distortion Plus Noise | THD + N | $\mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz}, \mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{B}}=0.50 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$, $R_{S}=R_{L}=50 \Omega$, $D C$ bias $=0$, see Figure 3. |  | 0.001 |  | \% |
| Off-Isolation | VISO | $\begin{aligned} & R_{S}=R_{L}=50 \Omega, V_{A_{-}} \text {or } V_{B_{-}}=0.60 V_{P-P}, \\ & f=1 \mathrm{MHz} \text {, see Figure } 3 . \end{aligned}$ |  | -40 |  | dB |
| Crosstalk | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & R_{S}=R_{L}=50 \Omega, V_{A_{-}} \text {or } V_{B_{-}}=0.60 V_{P-P} \\ & f=1 \mathrm{MHz} \text {, see Figure } 3 . \end{aligned}$ |  | -80 |  | dB |
| Thermal Shutdown | TSDW |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Hysteresis | THYST |  |  | 30 |  | ${ }^{\circ} \mathrm{C}$ |
| SPI TIMING CHARACTERISTICS (See Figure 10) |  |  |  |  |  |  |
| SCLK Clock Period | ${ }^{\mathrm{t}} \mathrm{CH}+{ }^{\text {t }} \mathrm{CL}$ |  | 95 |  |  | ns |
| SCLK Pulse-Width High | ${ }^{\text {t }} \mathrm{CH}$ |  | 35 |  |  | ns |
| SCLK Pulse-Width Low | ${ }^{\text {t }}$ CL |  | 45 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to SCLK Rise Time | ${ }^{\text {t }}$ CSS |  | 15 |  |  | ns |
| DIN Hold Time | ${ }_{\text {t }}{ }^{\text {d }}$ |  | 15 |  |  | ns |
| DIN Setup Time | ${ }_{\text {t }}^{\text {D }}$ |  | 15 |  |  | ns |
| Output Data Propagation Delay | ${ }^{\text {D }}$ O | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}} \geq 2.7 \mathrm{~V}$ |  |  | 40 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{CC}}<2.7 \mathrm{~V}$ |  |  | 80 |  |
| DOUT Rise and Fall Times | $\mathrm{t}_{\mathrm{FT}}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | 10 |  | ns |
| $\overline{\mathrm{CS}}$ Hold Time | ${ }^{\text {c }}$ CSH |  | 60 |  |  | ns |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{12} \mathrm{C}$ TIMING (See Figure 4) |  |  |  |  |
| $1^{2} \mathrm{C}$ Serial-Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  | 400 | kHz |
| Bus Free Time Between STOP and START Conditions | $t_{\text {BUF }}$ |  | 1.3 | $\mu \mathrm{s}$ |
| START Condition Setup Time | tsu:STA |  | 0.6 | $\mu \mathrm{s}$ |
| START Condition Hold Time | $\mathrm{t}_{\mathrm{HD}}$ :STA |  | 0.6 | $\mu \mathrm{s}$ |
| STOP Condition Setup Time | tsu:STO |  | 0.6 | $\mu \mathrm{s}$ |
| Clock Low Period | tow |  | 1.3 | $\mu \mathrm{s}$ |
| Clock High Period | $\mathrm{t}_{\text {HIGH }}$ |  | 0.6 | $\mu \mathrm{s}$ |
| Data Valid to SCL Rise Time | tsu:DAT | Write setup time | 100 | ns |
| Data Hold Time to SCL Fall | $\mathrm{t}_{\text {HD: }}$ DAT | Write hold time | 0 | ns |
| DIGITAL I/O |  |  |  |  |
| Input Logic-High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 | V |
| Input Logic-Low Voltage (DIN/SDA, SCLK/SCL, $\overline{\text { CS/ADO) }}$ | VIL_FAST |  | 0.5 | V |
| Input Logic-Low Voltage (DOUT/AD0, AD1, SD) | VIL_SLOW |  | 0.4 | V |
| Input Leakage Current | In |  | -1 +1 | $\mu \mathrm{A}$ |
| SPI/ $/ \overline{{ }^{2} \mathrm{C}}{ }^{2} \mathrm{C}$ Threshold | $\mathrm{V}_{\text {I2C }}$ |  | 0.4 | V |
| SPI/ $/ \overline{2} \overline{\mathrm{~L}}$ SPI Threshold | $\mathrm{V}_{\text {SPI }}$ |  | 1.5 | V |
| Output Logic Low ( ${ }^{2} \mathrm{C}$ mode) | VOL_12C | $\mathrm{I}_{\text {SINK }}=3 \mathrm{~mA}$ | 0.4 | V |
| SPI/ $/ \overline{2} \mathrm{C}$ SPI Supply Voltage | VoVDD |  | 1.5 min (VCC, 5.5) | V |
| Output Logic-Low (SPI Mode) | V ${ }_{\text {OL_SPI }}$ | $\mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A}$ | $0.15 \times \mathrm{V}_{\text {OVDD }}$ | V |
| Output Logic-High (SPI Mode) | V ${ }_{\text {OH_SPI }}$ | IsOURCE $=200 \mu \mathrm{~A}$ | $0.85 \times \mathrm{V}_{\text {OVDD }}$ | V |
| ESD PROTECTION |  |  |  |  |
| All A and B Pins |  | Human Body Model (HBM) | $\pm 15$ | kV |
| All Others Pins |  | Human Body Model (HBM) | $\pm 2$ | kV |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 3: Guaranteed by design.
Note 4: Time between the turn-off of one channel to the turn-on of another channel when updated together.

Test Circuits/Timing Diagrams


Figure 1. On-/Off-/Channel-to-Channel Leakage Current


Figure 2. Turn-On/Turn-Off/Break-Before-Make


Figure 3. -3dB Bandwidth, Off-Isolation, and Crosstalk

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+1.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





Pin Configurations

|  | TOP VIEW $\quad \bar{\infty}$ |
| :---: | :---: |
|  |  |
|  | $\overline{S D}$ |
|  | CS/ADO 23 23 |
|  | SCLK/SCL 24 年 |
|  | GND 25 MAX14662 $\quad 11 /{ }^{\text {and }}$ |
|  | $V_{C C} 26$ a $\quad 10$ |
|  |  |
|  | DOUT/AD1 28 28 |
|  |  |
|  |  |
|  | TQFN <br> (4mm x 4mm) |
|  | *CONNECT EP TO GND |

## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | SPI/ $\overline{12}$ | Serial Mode Select. When SPI//2$\overline{12}$ is low, the device is in ${ }^{2} \mathrm{C}$ Mode. When SPI//2$\overline{\mathrm{C}}$ is high, the device is in SPI mode. In SPI mode, SPI///2$\overline{2}$ also functions as supply input for DOUT. |
| 2 | A1 | A Connection to Switch 1 |
| 3 | A2 | A Connection to Switch 2 |
| 4 | A3 | A Connection to Switch 3 |
| 5 | A4 | A Connection to Switch 4 |
| 6 | A5 | A Connection to Switch 5 |
| 7 | A6 | A Connection to Switch 6 |
| 8 | A7 | A Connection to Switch 7 |
| 9 | A8 | A Connection to Switch 8 |

## Pin Description (continued)

| PIN | NAME |  |
| :---: | :---: | :--- |
| 10 | N.C. | Not Connected. Internally Not Connected. |
| 11 | GND | Ground |
| 12 | N.C. | Not Connected. Internally Not Connected. |
| 13 | N.C. | Not Connected. Internally Not Connected. |
| 14 | B8 | B Connection to Switch 8 |
| 15 | B7 | B Connection to Switch 7 |
| 16 | B6 | B Connection to Switch 6 |
| 17 | B5 | B Connection to Switch 5 |
| 18 | B4 | B Connection to Switch 4 |
| 19 | B3 | B Connection to Switch 3 |
| 20 | B2 | B Connection to Switch 2 |
| 21 | B1 | B Connection to Switch 1 |
| 22 | $\overline{\text { SD }}$ | Active Low Shutdown. When $\overline{\text { SD }}$ <br> off. |
| 23 | $\overline{\text { CS } / \text { is low, the device enters low power mode and turns all switches }}$ |  |
| 24 | SCLK/SCL | SPI CS Signal//2C Address Bit 0 Serial Clock/ I2C Serial Clock |
| 25 | GND | Ground |
| 26 | VCC | Power-Supply Input |
| 27 | DIN/SDA | SPI Data Input/I2C Serial Data |
| 28 | DOUT/AD1 | SPI Data Output//2C Address Bit 1 |
| - | EP | Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize ther- <br> mal performance. Not intended as an electrical connection point. |

## Functional Diagram



Table 1. Register Map

| ADDRESS | NAME | TYPE | DEFAULT | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | DIR0 | RW | $0 \times 00$ | Switches $1-8$ direct read/write access |

Register Types: RW = Read/Write
Table 2. Detailed Register Map

| DIR0 0x00 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | SW8 | SW7 | SW6 | SW5 | SW4 | SW3 | SW2 | SW1 |
| BIT Name | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Reset Value | Direct Register Data for SW8-1 <br> $0=$ Switch open <br> $1=$ Switch closed |  |  |  |  |  |  |  |
| Description |  |  |  |  |  |  |  |  |

## Detailed Description

## Low-Power Shutdown

The device includes an active-low shutdown pin ( $\overline{\mathrm{SD}}$ ). When $\overline{\mathrm{SD}}$ is low, all registers are cleared and all switches are open. The serial interface is not functional when in shutdown. All switch connections are open and tolerant of the full $\pm 5.5 \mathrm{~V}$ specified signal range. In this mode the part consumes minimal power.

## SPI Output Supply

The SPI/ $/ \overline{2} \overline{\mathrm{C}}$ pin has a dual purpose. In addition to selecting which serial protocol the part uses, it also functions as the I/O voltage power pin for the SPI DOUT signal. This allows the user to set the output voltage lower than the device supply voltage.

## I2C Serial Interface

## Direct Access

The direct access register ( $0 \times 00$ ) allows the user access to read or write the switches 8 at a time. The switches are updated after the last bit of the byte is clocked in.

## Serial Addressing

When in I2C mode, the MAX14662 operates as a slave device that sends and receives data through an $1^{2} \mathrm{C}$ compatible 2-wire interface. The interface uses a serialdata line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX14662 and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an opendrain SCL output. Each transmission consists of a START condition sent by a master, followed by the MAX14662 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 4).


Figure 4. ${ }^{2}$ C Interface Timing Details

## Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (Figure 5). When the master has finished communicating with the slave, it issues a STOP $(P)$ condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

## Bit Transfer

One data bit is transferred during each clock pulse (Figure 6). The data on SDA must remain stable while SCL is high.

## Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 7), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9


Figure 5. Start and Stop Conditions
bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX14662, it generates the acknowledge bit because the device is the recipient. When the device is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. If the device did not pull SDA low, a not acknowledge is indicated.

## Slave Address

The MAX14662 features a 7-bit slave address, configured by the AD0 and AD1 inputs. To select the slave address, connect AD0 and AD1 to GND or $\mathrm{V}_{\mathrm{C}}$, as indicated in Table 3. The MAX14662 has four possible addresses, allowing up to four MAX14662 devices to share the same interface bus. The bit following a 7-bit slave address is the R/W bit, which is low for a write command and high for a read command.


Figure 6. Bit Transfer


Figure 7. Acknowledge

## Table 3. Slave Address Configuration

| LOGIC | PUTS | I2C SLAVE ADDRESS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD1 | AD0 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W | $\begin{aligned} & \text { READ } \\ & \text { ADD } \end{aligned}$ | WRITE <br> ADD |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1/0 | 0X99 | 0X98 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1/0 | 0X9B | 0X9A |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1/0 | 0X9D | 0X9C |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1/0 | 0X9F | 0X9E |

## Bus Reset

The MAX14662 resets the bus with the I2C start condition for reads. When the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set to 1 , the device transmits data to the master, thus the master is reading from the device.

## Format for Writing

A write to the MAX14662 comprises the transmission of the slave address with the $R / \bar{W}$ bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the device is to be written by the next byte, if received. There is only one register in the MAX14662, so this byte should always be written to $0 \times 00$. If a STOP $(\mathrm{P})$ condition is detected after
the register address is received, then the device takes no further action. The byte received after the register address is the data byte. The first data byte goes into the DIR register if it was proceeded by the address $0 \times 00$ (Figure 8).

## Format for Reading

Because the MAX14662 only has one register address, it always returns the data from this register. A register address can be selected by sending a 1 -byte ${ }^{2} \mathrm{C}$ write prior to the read, but it has no effect and is optional. To read, transmit the slave address with the R/W bit set to 1. If the slave address matches the address selected by pins AD0 and AD1, the MAX14662 will acknowledge the address and provide the 8 bits of data (Figure 9).


$$
\begin{aligned}
& \mathrm{S}=\text { START BIT } \\
& \mathrm{P}=\text { STOP BIT } \\
& \mathrm{A}=\mathrm{ACK} \\
& \mathrm{~N}=\text { NACK } \\
& \mathrm{d}_{-}=\text {DATA BIT }
\end{aligned}
$$

Figure 8. Format for $I^{2} \mathrm{C}$ Write


Figure 9. Format for Writing to Multiple Registers

## SPI Interface

In SPI mode, the part will operate a shift register designed to work with common serial interfaces. The bits are shifted through so that a large serial chain can be made to minimize pins needed for a system with multiple devices. See Figure 15. This shift register is also designed to be compatible with common microcontroller SPI type interfaces. The switches in the MAX14662 are all transitioned simultaneously. To update the switches in SPI mode, the user must shift in a bit with the desired state of each
switch. The switches are updated at the rising edge of $\overline{\mathrm{CS}}$ with the last 8 bits of data shifted in only if the number of bits clocked in is greater than or equal to the number of switches (8). The data on the DOUT pin represents the end of the shift register. This will output the contents of the shift register followed by the data being shifted in on the DIN pin. Please note that the data in the shift register may not be the same as the state of the switches if there were insufficient clocks at the last rising edge of $\overline{\mathrm{CS}}$. See Figure 10 and $\underline{11}$ for the SPI timing diagrams.

Table 4. SPI Data Format

| BYTE | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Data | SW8 | SW7 | SW6 | SW5 | SW4 | SW3 | SW2 | SW1 |



Figure 10. SPI Timing Details

' REPRESENTS PREVIOUS DATA IN SHIFT REGISTER
D0 AND D1 CAN BE ANY DATA BITS. THEY ARE THERE SIMPLY TO DEMONSTRATE THAT THE DEVICE USES THE LAST 8 BITS RECEIVED TO UPDATE THE SWITCHES.

Figure 11. SPI Timing Diagram

## Applications Information

## Serial Bus Configurations

The MAX14662 is designed to support a wide variety of multiplexing applications. Multiple devices can be used in a system to expand the number of ports being multiplexed. With the two address-select pins provided in ${ }^{2} \mathrm{C}$ mode, four devices can be attached to the same I2C bus simultaneously using only two pins. There are also several options for addressing multiple devices when using the SPI interface. Using only three pins on the microcon-
troller, as many devices as desired can be loaded by connecting all the $\overline{\mathrm{CS}}$ and SCLK pins in parallel and chaining the DOUT pin from one device to the DIN pin on the next. It is also acceptable to provide a separate $\overline{\mathrm{CS}}$ pin for each device so that they can be individually addressed and loaded. Alternatively a separate data line can be used for each device to reduce the time required to load all the devices. Some of the options and tradeoffs are listed in Table 5, as well as example application diagrams in the Typical Application Circuit.

## Table 5. Benefits and Limitations of Different Serial-Bus Configurations

| SERIAL BUS | PINS | BENEFITS | LIMITATIONS |
| :--- | :---: | :--- | :--- |
| I² (Figure 14) $^{2}$ | 2 | Fewest Pins | Maximum four devices per bus, slow protocol, no <br> simultaneous updates across all devices |
| SPI Daisy <br> Chain <br> (Figure 15) | 3 | Faster than I2C with only one additional pin, <br> simultaneous updates across all devices in chain | $\mathrm{n} \times 8$ clocks required to load all devices |
| SPI Separate <br> CS (Figure 16) | $\mathrm{n}+2$ | Common SPI implementation, quick for single <br> device updates | $\mathrm{n} \times 8$ clocks required to load all devices, requires <br> an additional pin per device, no simultaneous <br> updates across all devices |
| SPI Separate <br> Data <br> (Figure 17) | $\mathrm{n}+2$ | Fastest loading for multiple devices, <br> simultaneous updates across all devices | Requires an additional pin per device, may not <br> be supported by SPI controller |

## Extended ESD

ESD protection structures are incorporated on all pins to protect against electrostatic discharges up to $\pm 2 \mathrm{kV}$ (HBM) encountered during handling and assembly. $A_{-}$and $B_{-}$ are further protected against ESD up to $\pm 15 \mathrm{kV}$ (HBM) without damage. The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the MAX14662 continues to function without latchup.


Figure 12. Human Body ESD Test Model

## ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

## Human Body Model

Figure 12 shows the Human Body Model. Figure 13 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor.


Figure 13. Human Body Current Waveform

## Typical Application Circuit



Figure 14. $I^{2} \mathrm{C} 32$ Switches

## Typical Application Circuit (continued)



Figure 15. SPI Daisy Chain 64:1 MUX

## Typical Application Circuit (continued)



Figure 16. SPI Separate CS

## Typical Application Circuit (continued)



Figure 17. SPI Separate Data 8:8 crosspoint

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX14662ETI+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TQFN-EP <br> $(4 \mathrm{~mm} \times 4 \mathrm{~mm}, 0.4 \mathrm{~mm})$ |
| MAX14662ETI +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TQFN-EP <br> $(4 \mathrm{~mm} \times 4 \mathrm{~mm}, 0.4 \mathrm{~mm})$ |

+Denotes lead $(P b)$-free/RoHS-compliant package.
$T$ = Tape and reel
*EP = Exposed Pad.

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 28 TQFN-EP | T2844+1C | $\underline{21-0139}$ | $\underline{90-0035}$ |

## Chip Information

PROCESS: CMOS

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $1 / 14$ | Initial release | - |
| 1 | $6 / 14$ | Correct $x$-axis on TOC 7 | 7 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analogue Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLVAS4599DTT1G NLX2G66DMUTCG 425541DB 425528R 099044FB NLAS5123MNR2G PI5A4157CEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX PI5A3166TAEX FSA634UCX XS3A1T3157GMX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10 RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+ BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLASB3157MTR2G TS3A4751PWR NLAS4157DFT2G NLAST4599DFT2G NLAST4599DTT1G DG419LDY+T DG300BDJ-E3 DG2503DB-T2-GE1 TC4W53FU(TE12L,F) HV2201FG-G 74HC2G66DC. 125 DG3257DN-T1-GE4 ADG1611BRUZ-REEL7 DG2535EDQ-T1-GE3 LTC201ACN\#PBF 74LV4066DB,118

