## General Description

The MAX14724 is a serial-controlled, 8:4 full-matrix analog multiplexer. The device operates from either a single wide supply or dual $\pm 2.5 \mathrm{~V}$ supplies. A wide operating range makes the device ideal for battery-powered, portable instruments. All channels guarantee break-before-make switching.
The serial control is selectable between $\mathrm{I}^{2} \mathrm{C}$ and SPI. Both modes provide individual control of each independent switch so that any combination of switches can be applied. ${ }^{12} \mathrm{C}$ mode provides one address-select pin, allowing for addressing up to two devices on a single bus. The SPI mode includes a DO pin that can be used to daisy-chain multiple devices together with a single select signal.
The MAX14724 features bidirectional operation and can handle rail-to-rail analog signals. All control inputs are 1.6 V -logic compatible. This device is available in a small $20-$ pin, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$, TQFN and 20-bump, $2 \mathrm{~mm} \times 1.7 \mathrm{~mm}$, wafer-level package (WLP).

## Applications

- Medical Equipment
- Data Acquisition
- Signal Switching
- Battery-Powered Equipment


## Ordering Information appears at end of data sheet.

## Benefits and Features

- Flexible Architecture Enables Ease of Design and Control
- 8:4 Matrix Switch Multiplexer
- Fully Programmable with Simultaneous Updates
- Independent Control of Each Switch
- Serial Control
- I2C with Address-Select Pin
- SPI with DO for Daisy-Chain
- 1.6V Logic Compatible
- Low Distortion Switching Improves System

Performance

- $1 \Omega$ RON (typ) with +5 V or $\pm 2.5 \mathrm{~V}$ Supply
- $0.5 \Omega$ RON Match Between Channels (typ)
- $0.2 \Omega$ RoN Flatness Over Signal Range (typ)
- Low Leakage Current: 5 nA at $+25^{\circ} \mathrm{C}$ (typ)
- Integrated Protection for System Reliability
- $\pm 30 \mathrm{kV}$ HBM on NO_ and COM_
- $\pm 15 \mathrm{kV}$ IEC 61000-4-2 Air Gap Discharge on NO_ and COM
- $\pm 10 \mathrm{kV}$ IEC 61000-4-2 Contact Discharge on NO_ and COM_
- High-Integration Multiplexing Reduces Footprint and System Complexity
- 20 WLP ( $2 \mathrm{~mm} \times 1.7 \mathrm{~mm}$ )
- 20 TQFN ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ )


## Typical Application Circuit



## Absolute Maximum Ratings

| V+. | 3V to +6 V |
| :---: | :---: |
| V- | -6V to +0.3V |
| $V_{L}$ | -0.3 V to +6 V |
| V + to V- | -0.3V to +6V |
| $\mathrm{V}_{\mathrm{L}}$ to V- | -0.3V to +9V |
| NO_, COM_ (Note 1) | (V- - 0.3V) to ( $\mathrm{V}++0.3 \mathrm{~V}$ ) |
| SCL/SCK, SDA/DI, I2C/CS, ADD/DO | .......-0.3V to +6V |
| ADD/DO to V- | -0.3V to +9V |
| Continuous Current into NO_, COM | $\pm 50 \mathrm{~mA}$ |
| Peak Current into NO_, COM_ (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle) | $\ldots . . \pm 100 \mathrm{~mA}$ |

Continuous Power Dissipation
20 TQFN (derate $25.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )............ 2051 mW
$20 \mathrm{WLP}\left(\right.$ derate $21.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )................................................ $+150^{\circ} \mathrm{C}$
Operating Temperature Range.......................................................................... $+300^{\circ} \mathrm{C}$
Junction Temperature............................................. $260^{\circ} \mathrm{C}$

Note 1: Signals on COM_ and NO_ exceeding V+ or V- are clamped by internal diodes.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal Characteristics (Note 2)

TQFN
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .......... $39^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ ) $\qquad$ $.6^{\circ} \mathrm{C} / \mathrm{W}$

WLP
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .......... $46^{\circ} \mathrm{C} / \mathrm{W}$

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}+=1.6 \mathrm{~V}\right.$ to $5 \mathrm{~V}, \mathrm{~V}-=(\mathrm{V}+-5.5 \mathrm{~V})$ to $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V}$ to 5.5 V (Notes 3,4$), \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |
| V+ Supply | V+ |  | 1.6 |  | 5.5 | V |
| V- Supply | V- |  | V+-5.5 |  | 0 | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}->-2.5 \mathrm{~V}$ | 0 |  | 5.5 | V |
|  |  | $\mathrm{V}-\leq-2.5 \mathrm{~V}$ | 0 |  | V- + 8 |  |
| V+ Supply Current | I+ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{L}}$ Supply Current | IVL | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1.5 | 5 | $\mu \mathrm{A}$ |
| ANALOG SWITCH (Note 6) |  |  |  |  |  |  |
| Analog Signal Range | $V_{\mathrm{COM}}$, $\mathrm{V}_{\mathrm{NO}}$ |  | V- |  | V+ | V |
| On-Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA}, \mathrm{~V}+=2.5 \mathrm{~V}, \\ & \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=\mathrm{V} \text { - or } \mathrm{V}+ \end{aligned}$ |  | 1 | 3 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA}, \mathrm{~V}+=3.0 \mathrm{~V}, \\ & \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=1.5 \mathrm{~V} \end{aligned}$ |  |  | 5 |  |
| On-Resistance Match Between Channels (Note 7) | $\Delta \mathrm{R}_{\text {ON }}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA}, \mathrm{~V}+=2.5 \mathrm{~V}, \\ & \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=\mathrm{V} \text { - or } \mathrm{V}+ \end{aligned}$ |  | 0.5 | 1.25 | $\Omega$ |
|  |  | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}=10 \mathrm{~mA}, \mathrm{~V}+=3.0 \mathrm{~V}, \\ & \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=1.5 \mathrm{~V} \end{aligned}$ |  | 1.35 |  |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}+=1.6 \mathrm{~V}\right.$ to $5 \mathrm{~V}, \mathrm{~V}-=(\mathrm{V}+-5.5 \mathrm{~V})$ to $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V}$ to 5.5 V (Notes 3,4$), \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| On-Resistance Flatness (Note 8, 9) | RON_FLAT | $\begin{aligned} & \mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \\ & \mathrm{I} \operatorname{COM}=10 \mathrm{~mA}, \mathrm{~V}_{\mathrm{COM}}=-2.5 \mathrm{~V}, \\ & -1.25 \overline{\mathrm{~V}}, 0 \mathrm{~V}, 1.25 \mathrm{~V}, 2.5 \mathrm{~V} \end{aligned}$ |  | 0.2 | 0.5 | $\Omega$ |
| NO_Off-Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Figure 1 (Note 9) | -0.25 | +0.005 | +0.25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$, Figure 1 (Note 9) |  | +0.5 |  | $\mu \mathrm{A}$ |
| COM_ Off-Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Figure 1 (Note 9) | -0.25 | +0.005 | +0.25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$, Figure 1 (Note 9) |  | +1.0 |  | $\mu \mathrm{A}$ |
| COM_ On-Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Figure 1 (Note 9) | -0.25 | +0.005 | +0.25 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$, Figure 1 (Note 9) |  | +1.5 |  | $\mu \mathrm{A}$ |
| DIGITAL I/O |  |  |  |  |  |  |
| Input Logic-High | $\mathrm{V}_{\mathrm{IH}}$ | SCL/SCK, SDA/DI, ${ }^{2} \mathrm{C} / \overline{\mathrm{CS}}, \mathrm{ADD} / \mathrm{DO}$ | $0.7 \times \mathrm{V}_{\mathrm{L}}$ |  |  | V |
| Input Logic-Low | $\mathrm{V}_{\mathrm{IL}}$ | SCL/SCK, SDA/DI, ${ }^{2} \mathrm{C} / \overline{\mathrm{CS}}, \mathrm{ADD} / \mathrm{DO}$ |  |  | $0.3 \times \mathrm{V}_{\mathrm{L}}$ | V |
| $\mathrm{V}_{\mathrm{L}}$ Shutdown Threshold High | $\mathrm{V}_{\text {LIH }}$ |  | 1.6 |  |  | V |
| $\mathrm{V}_{\mathrm{L}}$ Shutdown Threshold Low | $\mathrm{V}_{\text {LIL }}$ |  |  |  | 0.4 | V |
| Input Leakage Current | $\mathrm{IIH}^{\text {, }} \mathrm{ILL}^{\text {l }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~V}+$, or V - | -1 | +0.005 | +1 | $\mu \mathrm{A}$ |
| Digital Input Capacitance |  |  |  | 1 |  | pF |
| Output Logic-Low (I2C Mode) | V ${ }_{\text {OL_I2C }}$ | $\mathrm{I}_{\text {SINK }}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output Logic-Low (SPI Mode) | $\mathrm{V}_{\mathrm{OL} \text { _SPI }}$ | $\mathrm{I}_{\text {SINK }}=200 \mu \mathrm{~A}$ |  |  | $0.15 \times \mathrm{V}_{\mathrm{L}}$ | V |
| Output Logic-High (SPI Mode) | $\mathrm{V}_{\mathrm{OH}}$ SPI | $I_{\text {SOURCE }}=200 \mu \mathrm{~A}$ | $0.85 \times \mathrm{V}_{\mathrm{L}}$ |  |  | V |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| Turn-Off Time | toff | $\begin{aligned} & \mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V} \text {, Figure } 2 \end{aligned}$ |  | 0.6 |  | $\mu \mathrm{s}$ |
| Break-Before-Make Time | $t_{\text {BBM }}$ | $\begin{aligned} & \mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}, \text { Figure } 2 \end{aligned}$ | 0 | 500 |  | ns |
| Turn-On Time | ton | $\begin{aligned} & \mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V} \text {, Figure } 2 \end{aligned}$ |  | 1 | 2 | $\mu \mathrm{s}$ |
| Bandwidth -3dB | BW | $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{~V}_{\mathrm{NO}}=0.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \text { Figure } 3 \end{aligned}$ |  | 50 |  | MHz |
| Charge Injection | $\begin{gathered} \mathrm{Q}_{\mathrm{COM}}, \\ \mathrm{Q}_{\mathrm{NO}} \end{gathered}$ | $\begin{aligned} & \text { Initial condition: } \mathrm{V}_{I N}=\mathrm{V}_{\mathrm{OUT}}=\mathrm{GND} \text {. } \\ & \mathrm{C}_{I N}=1 \mathrm{nF}, \mathrm{C}_{\mathrm{OUT}}=1 \mathrm{nF} \text {, Figure } 4 \text {, } \\ & \text { (Note 10) } \end{aligned}$ |  | -15 |  | pC |
| NO_Off-Capacitance | $\mathrm{C}_{\text {NO_OFF }}$ | $\mathrm{V}_{\text {NO_ }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$, Figure 5 |  | 50 |  | pF |
| COM_Off-Capacitance | $\mathrm{C}_{\text {COM_OFF }}$ | $\mathrm{V}_{\text {COM }}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$, Figure 5 |  | 85 |  | pF |
| Switch On-Capacitance | $\mathrm{CoN}^{\text {O }}$ | $\begin{aligned} & V_{C O M}=V_{N O}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \\ & \mathrm{~V}+-\mathrm{V}_{-}=5 \mathrm{~V}, \text { Figure } 5 \end{aligned}$ |  | 125 |  | pF |
| Off-Isolation |  | $C_{L}=5 p F, R_{L}=50 \Omega, f=1 M H z,$ <br> $\mathrm{V}_{\mathrm{NO}_{-}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{V}+-\mathrm{V}-=5 \mathrm{~V}$, Figure 3 |  | -60 |  | dB |

## Electrical Characteristics (continued)

$\left(\mathrm{V}+=1.6 \mathrm{~V}\right.$ to $5 \mathrm{~V}, \mathrm{~V}-=(\mathrm{V}+-5.5 \mathrm{~V})$ to $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V}$ to 5.5 V (Notes 3,4$), \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crosstalk |  | $C_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{f}=1 \mathrm{MHz},$ <br> $\mathrm{V}_{\mathrm{NO}_{-}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{V}+-\mathrm{V}-=5 \mathrm{~V}$, Figure 3 |  |  | -65 |  | dB |
| Total Harmonic Distortion Plus Noise | THD+N | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{f}=20 \mathrm{~Hz} \\ & \text { to } 20 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{NO}}=0.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \mathrm{DC} \text { bias }=(\mathrm{V}++\mathrm{V}-) / 2 \end{aligned}$ | $V+-\mathrm{V}-\geq 3 \mathrm{~V}$ |  | 0.1 |  | \% |
| SPI TIMING CHARACTERISTICS (Figure 14, Note 4) |  |  |  |  |  |  |  |
| SCLK Clock Period | $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ |  |  | 95 |  |  | ns |
| SCLK Pulse-Width High | $\mathrm{t}_{\mathrm{CH}}$ |  |  | 35 |  |  | ns |
| SCLK Pulse-Width Low | $\mathrm{t}_{\mathrm{CL}}$ |  |  | 45 |  |  | ns |
| $\overline{\text { CS }}$ Fall to SCLK Rise Time | $\mathrm{t}_{\mathrm{CSS}}$ |  |  | 15 |  |  | ns |
| DI Hold Time | $t_{\text {DH }}$ |  |  | 15 |  |  | ns |
| DI Setup Time | $t_{\text {DS }}$ |  |  | 15 |  |  | ns |
| Output Data Propagation Delay | $t_{\text {DO }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF},(\mathrm{~V}+-\mathrm{V}-) \geq 2.7 \mathrm{~V} \text { and } \\ & \mathrm{V}_{\mathrm{L}} \geq 2.7 \mathrm{~V} \end{aligned}$ |  |  |  | 50 | ns |
|  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{V}_{\mathrm{L}} \leq 2.7 \mathrm{~V}$ |  |  |  | 125 |  |
| DO Rise and Fall Times | $\mathrm{t}_{\text {FT }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  |  | 10 |  | ns |
| $\overline{\text { CS }}$ Hold Time | $\mathrm{t}_{\mathrm{CSH}}$ |  |  | 60 |  |  | ns |
| $1^{2} \mathrm{C}$ TIMING (Figure 6, Note 4) |  |  |  |  |  |  |  |
| $1^{2} \mathrm{C}$ Serial-Clock Frequency | $\mathrm{f}_{\mathrm{SCL}}$ |  |  |  |  | 400 | kHz |
| Bus Free Time Between STOP and START Conditions | $t_{\text {buF }}$ |  |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| START Condition Setup Time | tsu:STA |  |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| START Condition Hold Time | $t_{\text {HD }}$ STA |  |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| STOP Condition Setup Time | tsu:STO |  |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Clock Low Period | tLow |  |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Clock High Period | $\mathrm{t}_{\text {HIGH }}$ |  |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Valid to SCL Rise Time | ${ }^{\text {tsu: }}$ DAT | Write setup time,$\mathrm{V}_{\mathrm{L}}=(\mathrm{V}+-\mathrm{V}-) \geq 1.8 \mathrm{~V}$ |  | 100 |  |  | ns |
|  |  | Write setup time,$V_{L}=(V+-V-)=1.6 \mathrm{~V}$ |  | 130 |  |  |  |
| Data Hold Time to SCL Fall | $\mathrm{t}_{\mathrm{HD}: \text { DAT }}$ | Write hold time |  | 0 |  |  | ns |

## Electrical Characteristics (continued)

$\left(\mathrm{V}+=1.6 \mathrm{~V}\right.$ to $5 \mathrm{~V}, \mathrm{~V}-=(\mathrm{V}+-5.5 \mathrm{~V})$ to $0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=0 \mathrm{~V}$ to 5.5 V (Notes 3,4$), \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}+=2.5 \mathrm{~V}, \mathrm{~V}-=-2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ESD PROTECTION |  |  |  |  |  |  |
| All COM_ and NO_ pins |  | Human Body Model (HBM) |  | $\pm 30$ |  | kV |
| All COM_ and NO_ pins |  | IEC 61000-4-2 Air Gap Discharge |  | $\pm 15$ |  | kV |
| All COM_ and NO_ pins |  | IEC 61000-4-2 Contact Discharge |  | $\pm 10$ |  | kV |
| All Other Pins |  | Human Body Model (HBM) |  | $\pm 2$ |  | kV |

Note 3: $\mathrm{V}_{\mathrm{L}}$ maximum operating voltage is 5.5 V if V - is greater than -2.5 V , otherwise the $\mathrm{V}_{\mathrm{L}}$ maximum operating voltage is $(\mathrm{V}-+8 \mathrm{~V})$
Note 4: $\mathrm{V}_{\mathrm{L}}$ has to be greater than 1.6 V for proper $\mathrm{I}^{2} \mathrm{C}$ and SPI communication and timing.
Note 5: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 6: ( $\mathrm{V}+-\mathrm{V}$-) has to be greater than 2.5 V for good analog performance since on-resistance varies greatly when ( $\mathrm{V}+-\mathrm{V}-$ ) < 2.5 V (see On-Resistance in Typical Operating Characteristics).
Note 7: $\Delta \mathrm{R}_{\mathrm{ON}}=\mathrm{R}_{\mathrm{ON}(\mathrm{MAX})}-\mathrm{R}_{\mathrm{ON}(\mathrm{MIN})}$.
Note 8: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
Note 9: Guaranteed by design.
Note 10: See the Typical Operating Characteristics for performance across operating range.

## Test Circuits/Timing Diagrams



Figure 1. On/Off-Leakage Current

## Test Circuits/Timing Diagrams (continued)



Figure 2. Turn-On/Turn-Off/Break-Before-Make


Figure 3. Insertion Loss, Off-Isolation, and Crosstalk

Test Circuits/Timing Diagrams (continued)


Figure 4. Charge Injection


Figure 5. COM_, NO_ Capacitance

## Typical Operating Characteristics

$\left(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=\mathrm{V}+, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$







## Typical Operating Characteristics (continued)

$\left(\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=\mathrm{V}+, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$







## Pin Configurations



## Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TQFN | WLP |  |  |
| 1 | D1 | COMD | Common Terminal D |
| 2 | C1 | COMC | Common Terminal C |
| 3 | B1 | COMB | Common Terminal B |
| 4 | A1 | COMA | Common Terminal A |
| 5 | A2 | NO1 | Normally Open Terminal 1 |
| 6 | B2 | NO2 | Normally Open Terminal 2 |
| 7 | A3 | NO3 | Normally Open Terminal 3 |
| 8 | B3 | NO4 | Normally Open Terminal 4 |
| 9 | A4 | NO5 | Normally Open Terminal 5 |
| 10 | B4 | NO6 | Normally Open Terminal 6 |
| 11 | A5 | NO7 | Normally Open Terminal 7 |
| 12 | B5 | NO8 | Normally Open Terminal 8 |
| 13 | C5 | SCL/SCK | $1^{2} \mathrm{C}$ Serial Clock/SPI Serial Clock |
| 14 | D5 | SDA/DI | $1^{2} \mathrm{C}$ Serial Data/SPI Data Input |
| 15 | C4 | ADD/DO | $1^{2} \mathrm{C}$ Address Bit/SPI Data Output |
| 16 | D4 | V- | Negative Supply Voltage Input |
| 17 | D3 | GND | Ground |
| 18 | C3 | I2C/ $\overline{C S}$ | $1^{2} \mathrm{C}$ Select (High)/SPI $\overline{\mathrm{CS}}$ (Low). (See the ${ }^{2} \mathrm{C}$ and SPI section). |
| 19 | C2 | $\mathrm{V}_{\mathrm{L}}$ | Logic Supply Voltage for SCL/SCK, SDA/DI, ADD/DO, and ${ }^{2} \mathrm{C} / \overline{\mathrm{CS}}$. Drive $\mathrm{V}_{\mathrm{L}}$ low to turn off all switches and reset all registers. |
| 20 | D2 | V+ | Positive Supply Voltage Input |
| - | - | EP | Exposed Pad (TQFN Only). Internally connected to V-. Can be connected to a large plane to maximize thermal performance. Not intended as an electrical connection point. |

Functional Diagram


Table 1. Register Map

| ADDRESS | NAME | TYPE | DEFAULT |  |
| :---: | :---: | :---: | :---: | :--- |
| $0 \times 00$ | DIR0 | RW | $0 \times 00$ | DESCRIPTION |
| $0 \times 01$ | DIR1 | RW | $0 \times 00$ | Switches 8A-1A direct read/write access 8 B-1B direct read/write access |
| $0 \times 02$ | DIR2 | RW | $0 \times 00$ | Switches 8C-1C direct read/write access |
| $0 \times 03$ | DIR3 | RW | $0 \times 00$ | Switches 8D-1D direct read/write access |
| $0 \times 10$ | SHDW0 | RW | $0 \times 00$ | Switches 8A-1A shadow read/write access |
| $0 \times 11$ | SHDW1 | RW | $0 \times 00$ | Switches 8B-1B shadow read/write access |
| $0 \times 12$ | SHDW2 | RW | $0 \times 00$ | Switches 8C-1C shadow read/write access |
| $0 \times 13$ | SHDW3 | RW | $0 \times 00$ | Switches 8D-1D shadow read/write access |
| $0 \times 14$ | CMD0 | RW | $0 \times 00$ | Set mux A and B command (reads 0x00) |
| $0 \times 15$ | CMD1 | RW | $0 \times 00$ | Set mux C and D command (reads 0x00) |

## Table 2. Detailed Register Map

| DIR0 0x00 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Direct_SW8A-1A |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Direct Register Data for SW8A-1A <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| DIR1 0X01 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Direct_SW8B-1B |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Direct Register Data for SW8B-1B <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| DIR2 0X02 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Direct_SW8C-1C |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Direct Register Data for SW8C-1C <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| DIR3 0X03 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Direct_SW8D-1D |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Direct Register Data for SW8D-1D <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |

Table 2. Detailed Register Map (continued)

| SHDW0 0X10 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Shadow_SW8A-1A |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Shadow Register Data for SW8A-1A; temporarily holding register for simultaneous updates. <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| SHDW1 0X11 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Shadow_SW8B-1B |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Shadow Register Data for SW8B-1B; temporarily holding register for simultaneous updates. <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| SHDW2 0X12 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Shadow_SW8C-1C |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Shadow Register Data for SW8C-1C; temporarily holding register for simultaneous updates. <br> $0=$ Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |
| SHDW3 0X13 |  |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | Shadow_SW8D-1D |  |  |  |  |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DESCRIPTION | Shadow Register Data for SW8D-1D; temporarily holding register for simultaneous updates. <br> 0 = Switch open <br> 1 = Switch closed |  |  |  |  |  |  |  |

Table 2. Detailed Register Map (continued)

| CMD0 0X14 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | SelB |  |  |  | SelA |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SelB | $\begin{aligned} & 0000=\text { Enable only SW1B }(\text { Set DIR1 }=0 \times 01) \\ & 0001=\text { Enable only SW2B (Set DIR1 }=0 \times 02) \\ & 0010=\text { Enable only SW3B (Set DIR1 }=0 \times 04) \\ & 0011=\text { Enable only SW4B (Set DIR1 }=0 \times 08) \\ & 0100=\text { Enable only SW5B (Set DIR1 }=0 \times 10) \\ & 0101 \text { = Enable only SW6B (Set DIR1 }=0 \times 20) \\ & 0110=\text { Enable only SW7B (Set DIR1 }=0 \times 40) \\ & 0111=\text { Enable only SW8B (Set DIR1 }=0 \times 80) \\ & 1000=\text { Disable all bank B switches }(\text { Set DIR1 }=0 \times 00) \\ & 1001=\text { Copy B shadow registers }(\text { Set DIR1 }=\text { SHDW1 }) \text { to switches } \\ & 1010 . .1111=\text { No change on bank B } \end{aligned}$ |  |  |  |  |  |  |  |
| SelA | $\begin{aligned} & 0000=\text { Enable only SW1A }(\text { Set DIR0 }=0 \times 01) \\ & 0001=\text { Enable only SW2A }(\text { Set DIR0 }=0 \times 02) \\ & 0010=\text { Enable only SW3A }(\text { Set DIR0 }=0 \times 04) \\ & 0011=\text { Enable only SW4A }(\text { Set DIR0 }=0 \times 08) \\ & 0100=\text { Enable only SW5A }(\text { Set DIR0 }=0 \times 10) \\ & 0101=\text { Enable only SW6A }(\text { Set DIR0 }=0 \times 20) \\ & 0110=\text { Enable only SW7A }(\text { Set DIR0 }=0 \times 40) \\ & 0111=\text { Enable only SW8A }(\text { Set DIR0 }=0 \times 80) \\ & 1000=\text { Disable all bank A switches }(\text { Set DIR0 }=0 \times 00) \\ & 1001=\text { Copy A shadow registers }(\text { Set DIR0 }=\text { SHDW0 }) \text { to switches } \\ & 1010 . .1111=\text { No change on bank A } \end{aligned}$ |  |  |  |  |  |  |  |

Table 2. Detailed Register Map (continued)

| CMD1 0X15 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BIT NAME | SelD |  |  |  | SelC |  |  |  |
| RESET VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| SeID | 0000 = Enable only SW1D (Set DIR3 $=0 \times 01$ ) <br> 0001 = Enable only SW2D (Set DIR3 = 0x02) <br> 0010 = Enable only SW3D (Set DIR3 $=0 \times 04$ ) <br> 0011 = Enable only SW4D (Set DIR3 $=0 \times 08$ ) <br> 0100 = Enable only SW5D (Set DIR3 $=0 \times 10$ ) <br> 0101 = Enable only SW6D (Set DIR3 $=0 \times 20$ ) <br> 0110 = Enable only SW7D (Set DIR3 $=0 \times 40$ ) <br> 0111 = Enable only SW8D (Set DIR3 = 0x80) <br> $1000=$ Disable all bank D switches (Set DIR3 $=0 \times 00$ ) <br> 1001 = Copy D shadow registers (Set DIR3 = SHDW3) to switches <br> 1010 .. 1111 = No change on bank D |  |  |  |  |  |  |  |
| SelC | $\begin{aligned} & 0000=\text { Enable only SW1C }(\text { Set DIR2 }=0 \times 01) \\ & 0001=\text { Enable only SW2C }(\text { Set DIR2 }=0 \times 02) \\ & 0010=\text { Enable only SW3C }(\text { Set DIR2 }=0 \times 04) \\ & 0011=\text { Enable only SW4C }(\text { Set DIR2 }=0 \times 08) \\ & 0100=\text { Enable only SW5C }(\text { Set DIR2 }=0 \times 10) \\ & 0101 \text { = Enable only SW6C }(\text { Set DIR2 }=0 \times 20) \\ & 0110=\text { Enable only SW7C }(\text { Set DIR2 }=0 \times 40) \\ & 0111=\text { Enable only SW8C }(\text { Set DIR2 }=0 \times 80) \\ & 1000=\text { Disable all bank C switches }(\text { Set DIR2 }=0 \times 00) \\ & 1001=\text { Copy C shadow registers }(\text { Set DIR2 }=\text { SHDW2 }) \text { to switches } \\ & 1010 . .1111 \text { = No change on bank C } \end{aligned}$ |  |  |  |  |  |  |  |

## Detailed Description

The MAX14724 is a serial-controlled 8:4 full-matrix analog multiplexer. The serial control is selectable between ${ }^{2} \mathrm{C}$ and SPI. Both modes provide individual control of each independent switch so that any combination of switches can be applied.
The device does not require balanced positive ( $\mathrm{V}+$ ) and negative ( V -) supply voltage. However, the voltage difference between the two supplies ( $\mathrm{V}+-\mathrm{V}$-) should not exceed 5.5V.

## Shutdown

The $\mathrm{V}_{\mathrm{L}}$ supply pin can be used as an active-low shutdown/ reset signal. When the voltage at $V_{L}$ is below the $V_{L}$ Shutdown Threshold Low, all switches are opened and all registers reset, including the SPI-select latch. None of the switches can be activated until the voltage at $V_{L}$ rises above the $\mathrm{V}_{\mathrm{L}}$ Shutdown Threshold High. The device also
resets when power is removed from $\mathrm{V}+$, but it is better to use $\mathrm{V}_{\mathrm{L}}$ to signal reset or shutdown since the voltages at the analog switch pins (NO_/COM_) must remain between V - and $\mathrm{V}+$, but are independent of $\mathrm{V}_{\mathrm{L}}$.

## ${ }^{2}{ }^{2} \mathrm{C}$ and SPI

The I2C/CS pin is used simultaneously to select between the $I^{2} \mathrm{C}$ and SPI interfaces and as a chip-select pin for the SPI interface. When logic-high is applied on I2C/ $\overline{C S}$, the device enables $I^{2} \mathrm{C}$ communication. To enable SPI communication, I2C/CS needs to be driven low and a serial clock should be applied on SCL/SCK. After 21 periods of clock on SCL/SCK, the device latches into SPI mode and I2C/ $\overline{\mathrm{CS}}$ operates as a purely chipselect pin. The device does not resume $I^{2} \mathrm{C}$ operation if I2C/CS is driven high. To return from the latched SPI state and to the ${ }^{2}{ }^{2} \mathrm{C}$ state, $\mathrm{V}_{\mathrm{L}}$ or $\mathrm{V}+$ must be driven low. Once $\mathrm{V}_{\mathrm{L}}$ or $\mathrm{V}+$ returns high, a logic-high on I2C/CS puts the device in the I2C state again.

## ${ }^{12}$ C Serial Interface

## Direct Access Registers

Direct-access registers (DIR0-DIR3) allow the user to read/write the switches eight at a time. These register addresses support autoincrementing so they can be read or written sequentially. The switches are updated once the last bit of the byte is clocked in.

## Shadow Registers

Shadow registers (SHDW0-SHDW3) provide storage for switch values to allow for simultaneous updates of the switches. Unlike direct-access registers, these registers have no immediate effect until the copy command is issued. The copy command has to be written in the CMD0 and CMD1 registers. Write to the four registers with the desired state of each switch and then write the appropriate command to registers CMD0 and CMD1 to simultaneously apply the values to the switches.

## Set Mux Command Registers

Set mux command registers (CMD0, CMD1) allow the user to easily select any single switch in a bank. The CMD0[7:4] bits allow the user to turn on one single switch in bank B, to open all bank B switches, to copy SHDW1 to DIR1 register, or to leave bank $B$ as is (no change). The CMD0[3:0] bits allow the user to turn on a single switch in bank A, to open all bank A switches, to copy SHDW0 to DIRO register, or to leave bank $A$ as is (no change). Similarly, the CMD1[7:4] bits allow the user to turn on a
single switch in bank $D$, to open all bank $D$ switches, to copy SHDW3 to DIR3 register, or to leave bank D as is (no change). The CMD1[3:0] bits allow the user to turn on a single switch in bank C, to open all bank C switches, to copy SHDW2 to DIR2 register, or to leave bank C as is (no change). The values apply to the switches once both registers (CMD0 and CMD1) have been written. CMD0 and CMD1 are single 16-bit registers. Therefore, CMD0 must be programmed before CMD1.

## Serial Addressing

When in $I^{2}$ C mode, the device operates as a slave device that sends/receives data through an $\mathrm{I}^{2} \mathrm{C}$-compatible 2-wire interface. The interface uses a serial-data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the device and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output. Each transmission consists of a START condition sent by a master, followed by the MAX14724 7-bit slave address plus $R / \bar{W}$ bit, a register address byte, one or more data bytes, and, finally, a STOP condition (Figure 6).


Figure 6. $I^{2} \mathrm{C}$ Interface Timing Details

## START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (Figure 7). When the master has finished communicating with the slave, it issues a STOP $(P)$ condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

## Bit Transfer

One data bit is transferred during each clock pulse (Figure 8). The data on SDA must remain stable while SCL is high.

## Acknowledge

An acknowledge bit (ACK) is a clocked 9th bit (Figure 9), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9
bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX14724, it generates the acknowledge bit because the device is the recipient. When the device is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. If the device did not pull SDA low, a not acknowledge (NACK) is indicated.

## Slave Address

The device features a 7-bit slave address, configured by the ADD/DO input. To select the slave address, connect ADD/DO to GND or $\mathrm{V}_{\mathrm{L}}$, as indicated in Table 3. The device has two possible addresses, allowing up to two MAX14724 devices to share the same interface bus. The bit following a 7-bit slave address is the $R / \bar{W}$ bit, which is low for a write command and high for a read command.


Figure 8. Bit Transfer

Figure 7. START and STOP Conditions


Figure 9. Acknowledge
Table 3. Slave Address Configuration

| LOGIC INPUT | ${ }^{2} \mathrm{C}$ C SLAVE ADDRESS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD/DO | A6 | A5 | A4 | A3 | A2 | A1 | $\begin{gathered} \mathrm{A} 0 \\ (\mathrm{ADD}) \end{gathered}$ | R/W | READ | WRITE |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1/0 | 0xE9 | 0xE8 |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1/0 | 0xEB | 0xEA |

## Bus Reset

The device resets the bus with the I2C START condition for reads. When the $R / \bar{W}$ bit is set to 1 , the device transmits data to the master. Therefore, the master is reading from the device.

## Format for Writing

A write to the MAX14724 comprises the transmission of the slave address with the $R / \bar{W}$ bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the
device is to be written by the next byte, if received. If a STOP (P) condition is detected after the register address is received, the device takes no further action beyond storing the register address. Any bytes received after the register address are data bytes. The first data byte goes into the register selected by the register address, with subsequent data bytes going into subsequent registers (Figure 10). If multiple data bytes are transmitted before a STOP condition, these bytes are stored in subsequent registers because the register addresses autoincrement (Figure 11).


$$
\begin{aligned}
& \mathrm{S}=\mathrm{START} \text { BIT } \\
& \mathrm{P}=\mathrm{STOP} \text { BIT } \\
& \mathrm{A}=\mathrm{ACK} \\
& \mathrm{~N}=\text { NACK } \\
& \mathrm{d}_{-}=\text {DATA BIT }
\end{aligned}
$$

Figure 10. Format for ${ }^{2}{ }^{2} \mathrm{C}$ Write


Figure 11. Format for Writing to Multiple Registers

## Format for Reading

The device is read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules for a write. Therefore, a read is initiated by first configuring the register address by performing a write (Figure 11). The master can now read consecutive bytes from the device, with the first data byte being read from the register address pointed to by the previously written register address (Figure 12). Once the master sounds a NACK, the MAX14724 stops sending valid data.

## SPI Interface

In SPI mode, the device operates a shift register designed to work with common serial interfaces. The bits are shifted through so that a large serial chain can be made to minimize pins needed for a system with multiple devices (see Figure 21). This shift register is also designed to be compatible with common microcontroller SPI-type interfaces. The switches in the MAX14724 are all transitioned simultaneously. To update the switches in SPI mode, the user must shift in a bit with the desired state of each switch according to the data format listed in Table 4. The switches are updated at the rising edge of $\overline{\mathrm{CS}}$, with the last 32 bits of data shifted in only if the number of bits clocked in is greater than or equal to the number of switches (32). The DO pin is the serial output of the shift register.


Figure 12. Format for Reads (Repeated START)


Figure 13. Format for Reading Multiple Registers

This outputs the data loaded into DI, delayed by 32 clocks, and is intended for creating a serial daisy-chain to minimize the number of select lines required by the SPI interface. The first 32 bits out of DO after the falling edge of $\overline{\mathrm{CS}}$ are the contents of the shift register prior to $\overline{\mathrm{CS}}$ falling, followed by the data being clocked into DI. The bits in the shift register are all zero when power is applied or after shutdown is released.

Note that the data in the shift register may not be the same as the state of the switches. The DO pin is intended for daisy-chain applications and not for switch readback. Note for ( $\mathrm{V}+-\mathrm{V}$-) less than 2.7 V or $\mathrm{V}_{\mathrm{L}}$ less than 2.7 V , the DO propagation delay can limit the maximum SPI operating frequency. See Figures 14 and 15 for SPI timing diagrams. The voltage level driven out by the DO buffer is set by the voltage applied to $\mathrm{V}_{\mathrm{L}}$. This allows the voltage to be independent of the supply voltage.


Figure 14. SPI Timing Details


Figure 15. SPI Timing Diagram
Table 4. SPI Data Format

| BYTE | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First | SW8D | SW7D | SW6D | SW5D | SW4D | SW3D | SW2D | SW1D |
| Second | SW8C | SW7C | SW6C | SW5C | SW4C | SW3C | SW2C | SW1C |
| Third | SW8B | SW7B | SW6B | SW5B | SW4B | SW3B | SW2B | SW1B |
| Fourth | SW8A | SW7A | SW6A | SW5A | SW4A | SW3A | SW2A | SW1A |

## Applications Information

## Serial Bus Configurations

The MAX14724 was designed to support a wide variety of multiplexing applications. Multiple devices can be used in a system to expand the number of ports being multiplexed. With the address-select pin provided in $I^{2} \mathrm{C}$ mode, two devices can be attached to the same $\mathrm{I}^{2} \mathrm{C}$ bus simultaneously. There are also several options for addressing multiple devices when using the SPI interface. Using only three pins on the microcontroller, as many devices as desired can be loaded by connecting all $\overline{\mathrm{CS}}$ and SCK pins in parallel and chaining the DO pin from one device to the DI pin on the next. It is also acceptable to provide a separate $\overline{\mathrm{CS}}$ pin for each device so they can be individually addressed and loaded. Alternatively, a separate data line can be used for each device to reduce the time required to load all the devices. Some of the options and tradeoffs are listed in Table 5, as well as example application diagrams in the typical application circuit.

## Extended ESD

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges up to $\pm 2 \mathrm{kV}$
(Human Body Model) encountered during handling and assembly. NO_ and COM_ are further protected against ESD up to $\pm 30 \mathrm{kV}$ (Human Body Model), $\pm 15 \mathrm{kV}$ (Air Gap Discharge method described in IEC 61000-4-2), and $\pm 10 \mathrm{kV}$ (Contact Discharge method described in IEC 61000-4-2) without damage.
The ESD structures withstand high ESD both in normal operation and when the device is powered down. After an ESD event, the device continues to function without latchup.

## ESD Test Condition

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

## Human Body Model

Figure 16 shows the Human Body Model. Figure 17 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor.

## Table 5. Benefits and Limitations of Different Serial-Bus Configurations

| SERIAL BUS | PINS | BENEFITS | LIMITATIONS |
| :---: | :---: | :---: | :---: |
| I² (Figure 20) $^{2}$ | 2 | Fewest pins | Maximum two devices per bus, slow protocol, <br> no simultaneous updates across all devices |
| SPI Daisy-Chain <br> (Figure 21) | 3 | Faster than I2C with only one additional pin, <br> simultaneous updates across all devices in chain | $\mathrm{n} \times 32$ clocks required to load all devices |
| SPI Separate $\overline{\mathrm{CS}}$ <br> (Figure 22) | $\mathrm{n}+2$ | Common SPI implementation, quick for single <br> device updates | $\mathrm{n} \times 32$ clocks required to load all devices, <br> requires an additional pin per device, no <br> simultaneous updates across all devices |
| SPI Separate <br> Data (Figure 23) | $\mathrm{n}+2$ | Fastest loading for multiple devices, <br> simultaneous updates across all devices | Requires an additional pin per device, may not <br> be supported by the SPI controller |



Figure 16. Human Body ESD Test Model


Figure 17. Human Body Current Waveform

## IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The major difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-


Figure 18. IEC 61000-4-2 ESD Test Model

4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. Figure 18 shows the IEC 61000-4-2 model, and Figure 19 shows the current waveform for the IEC 61000-4-2 ESD Contact Discharge test.


Figure 19. IEC 61000-4-2 ESD Generator Current Waveform

## Typical Application Circuit



Figure 20. $I^{2}$ C-Controlled 8:8 MUX

## Typical Application Circuit (continued)



Figure 21. SPI Daisy-Chain 8:8 MUX


Figure 22. SPI Separate $\overline{C S}$ 8:8 Mux

Typical Application Circuit (continued)


Figure 23. SPI Parallel Data 8:8 Mux

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX14724ETP+ | $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX14724ETP +T | $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX14724EWP+ | $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ | 20 WLP |
| MAX14724EWP +T | $-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ | 20 WLP |

+Denotes a lead(Pb)-free/RoHS-compliant package.
$T$ = Tape and reel.
*EP = Exposed pad.
Chip Information
PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 20 TQFN | T2044+3C | $\underline{21-0139}$ | $\underline{90-0037}$ |
| 20 WLP | W201C2+1 | $\underline{21-0779}$ | Refer to <br> Application |

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | PESCRIPTION <br> PHANES |  |
| :---: | :---: | :--- | :---: |
| 0 | $3 / 15$ | Initial release | - |
| 1 | $9 / 15$ | Removed future product designation from MAX14724ATP+T | 24 |
| 2 | $9 / 15$ | Updated Ordering Information | 24 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE PI3L100QE NLAS3257CMX2TCG PI5A3157BC6EX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G MAX4051AEEE+ PI3L720ZHEX ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 CD4053BPWRG4 ADG658TRUZ-EP 74HC4053D.653 74HCT4052PW. 118 74LVC2G53DP. 125 74HC4052DB. 112 74HC4052PW.112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4351D.112 74LV4051PW.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ ADG5207BCPZ-RL7 ADW54003-0

